Design of logic circuits on 5 nm MOS

被引:0
|
作者
Chakraborty, Raktim [1 ]
Mandal, Jyotsna Kumar [1 ]
机构
[1] Univ Kalyani, Dept Comp Sci & Engn, Kalyani, India
关键词
logic gate circuits using CMOS; 5 nm gate length; CMOS; MOSFET; MOSFETS;
D O I
10.1088/1402-4896/ad963c
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
In this research, MOSFET, CMOSFET of gate length 5 nm has been presented. The simulation at gate length of 5 nm has been conducted using three different semiconductor materials which are SiGe, InGaAs and GaN. The comparison among their performance at MOSFET level has been showcased which reveals the better performance of InGaAs among the three different semiconductor candidates which is functioning at threshold voltage of 0.3804 V, drive current of 4.431 x 10(-06) A mu m(-1) and low leakage current of 7.696 x 10(-11) A mu m(-1) respectively. The comparison with the existing MOSFETs have been carried out and validated with ITRS 2013 and IRDS 2020 respectively. In order to design 2 input AND, OR, XOR, XNOR, NAND, NOR and NOT gate circuits, the CMOSFET at 5 nm gate length has been utilised and their performance in terms of Average power, Propagation delay, Power delay product and noise margin analysis are furnished in this paper. A comparison among the proposed work with the existing reveals the lower power consumption, delay and the power delay product of the proposed work.<br />
引用
收藏
页数:7
相关论文
共 50 条
  • [21] DESIGN LOGIC-CIRCUITS LOGICALLY
    CHEN, PI
    HYDRAULICS & PNEUMATICS, 1976, 29 (06) : 59 - 60
  • [22] SYSTEMATIC DESIGN OF CRYOTRON LOGIC CIRCUITS
    YANG, CC
    TOU, JT
    COMMUNICATIONS OF THE ACM, 1964, 7 (10) : 569 - 569
  • [23] Design Methodologies for Ternary Logic Circuits
    Vudadha, Chetan
    Srinivas, M. B.
    2018 IEEE 48TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2018), 2018, : 192 - 197
  • [24] DESIGN OF NAND LOGIC SWITCHING CIRCUITS
    SWAN, W
    RADIO AND ELECTRONIC ENGINEER, 1974, 44 (01): : 27 - 32
  • [25] Systematic Design of Nanomagnet Logic Circuits
    Palit, Indranil
    Hu, X. Sharon
    Nahas, Joseph
    Niemier, Michael
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1795 - 1800
  • [26] Design and realization of logic circuits for PDP
    Zhao, Miao
    Zhao, Lei
    Wuhan Shuili Dianli Daxue Xuebao/Journal of Wuhan University of Hydraulic and Electric Engineering, 1999, 32 (04): : 62 - 67
  • [27] Design Strategy for Logic Circuits.
    Bochmann, Dieter
    Posthoff, Christian
    Wissenschaftliche Zeitschrift - Technische Hochschule Karl-Marx-Stadt, 1983, 25 (06): : 805 - 813
  • [28] Design of Encoder for Ternary Logic Circuits
    Saidutt, Viswa P.
    Srinivas, V
    Phaneendra, Sai P.
    Muthukrishnan, Moorthy N.
    2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 85 - 88
  • [29] A review on the design of ternary logic circuits*
    Wang, Xiao-Yuan
    Dong, Chuan-Tao
    Wu, Zhi-Ru
    Cheng, Zhi-Qun
    CHINESE PHYSICS B, 2021, 30 (12)
  • [30] Issues in the design of domino logic circuits
    Srivastava, P
    Pua, A
    Welch, L
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 108 - 112