A novel low cost wafer level hermetic packaging approach for the implantable devices

被引:0
|
作者
Zhu, Chunsheng [1 ]
Zhang, Lichao [1 ]
Guo, Pengfei [1 ]
Zhong, Jingxin [1 ]
机构
[1] PLA Strateg Support Force Informat Engn Univ, Zhengzhou, Peoples R China
来源
2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT | 2022年
关键词
implantable device; hermetic packaging; bonding process;
D O I
10.1109/ICEFT56209.2022.9873183
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Implantable devices have attracted extensive attention with the rapid development of wearable electronics and health monitoring. However, packaging of implantable devices is still challenging for the bio-compatibility, hermeticity, and CMOS-compatibility requirements. In this paper, a wafer-level hermetic packaging method based on Au-Sn alloy eutectic bonding was proposed, which has a low cost and a small packaging size. The packaging process flow was dedicated designed and the bonding morphology, shear strength, cell response, and hermeticity of the proposed method was characterized. Furthermore, the effects of critical parameters such as seal ring width on the packaging properties were investigated. The experiment results indicated that the proposed packaging method has good reliabilities, bio-compatibility and is suitable for the miniaturization trend of the implantable devices.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Application of TSV Integration and Wafer Bonding Technologies for Hermetic Wafer Level Packaging of MEMS Components for Miniaturized Timing Devices
    Zoschke, K.
    Manier, C. -A.
    Wilke, M.
    Oppermann, H.
    Ruffieux, D.
    Dekker, J.
    Jaakkola, A.
    Dalla Piazza, S.
    Allegato, G.
    Lang, K. -D.
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1343 - 1350
  • [22] Wafer level hermetic bonding and packaging using recrystallized parylene
    Maharshi, Vikram
    Ahmad, Imran
    Agarwal, Ajay
    Mitra, Bhaskar
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2023, 33 (01)
  • [23] Wafer-level vacuum/hermetic packaging technologies for MEMS
    Lee, Sang-Hyun
    Mitchell, Jay
    Welch, Warren
    Lee, Sangwoo
    Najafi, Khalil
    RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/MOEMS AND NANODEVICES IX, 2010, 7592
  • [24] Metal-Assisted Hermetic Wafer-Level Packaging
    Chagnon, Dany
    Isik, Dilek
    Levesque, Pierre
    Lewis, Francois
    Caza, Marie-Eve
    Le, Xuan Than
    Poirier, Jean-Sebastien
    Michel, Damien
    Larger, Ronan
    Moutanabbir, Oussama
    2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 60 - 60
  • [25] Versatile Low Cost Wafer Level Packaging Enabled by Powderblasting
    Lee, James
    ESTC 2008: 2ND ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 245 - 251
  • [26] A low cost wafer-level MEMS packaging technology
    Monajemi, P
    Joseph, PJ
    Kohl, PA
    Ayazi, F
    MEMS 2005 MIAMI: TECHNICAL DIGEST, 2005, : 634 - 637
  • [27] MICROMACHINING OF PYREX7740 GLASS AND THEIR APPLICATIONS TO WAFER-LEVEL HERMETIC PACKAGING OF MEMS DEVICES
    Liu, Junwen
    Huang, Qing-An
    Shang, Jintang
    Song, Jing
    Tang, Jieying
    MEMS 2010: 23RD IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2010, : 496 - 499
  • [28] Novel low-loss wafer-level packaging of the RF-MEMS devices
    Park, YK
    Park, HW
    Lee, DJ
    Park, JH
    Song, IS
    Kim, CW
    Song, CM
    Lee, YH
    Kim, CJ
    Ju, BK
    FIFTEENTH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2002, : 681 - 684
  • [29] Low temperature wafer-level bonding for hermetic packaging of 3D microsystems
    Tan, C. S.
    Fan, J.
    Lim, D. F.
    Chong, G. Y.
    Li, K. H.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2011, 21 (07)
  • [30] Reliability study of hermetic wafer level MEMS packaging with through-wafer interconnect
    Sung-Hoon Choa
    Microsystem Technologies, 2009, 15 : 677 - 686