Design of reconfigurable logic computing circuit for chaotic system

被引:0
|
作者
Qing, Shanying [1 ,2 ]
Ruan, Zeyu [1 ]
Ma, Ben [1 ,2 ,3 ]
Duan, Shukai [1 ,2 ,3 ,4 ]
Wang, Lidan [1 ,2 ,3 ,4 ,5 ]
机构
[1] Southwest Univ, Coll Artificial Intelligence, Chongqing 400715, Peoples R China
[2] State Key Lab Intelligent Vehicle Safety Technol, Chongqing 401133, Peoples R China
[3] Chongqing Key Lab Brain Inspired Comp & Intelligen, Chongqing 400715, Peoples R China
[4] Natl & Local Joint Engn Res Ctr Intelligent Transm, Chongqing 400715, Peoples R China
[5] Southwest Univ, Key Lab Luminescence Anal & Mol Sensing, Minist Educ, Chongqing 400715, Peoples R China
基金
中国国家自然科学基金;
关键词
reconfiguration; logic computing; circuits; information security; chaos; DYNAMICS;
D O I
10.1088/1402-4896/ad92ad
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Dynamic reconfigurable systems are an alternative or supplement to improve computer performance, offering advantages such as fl exibility and controllability. With increasing attention to information security, the security performance of chaotic systems, as the core of reconfigurable systems, has become a key concern. Aiming at the problem of low safety performance caused by the small application space of the chaotic system, a chaotic system with a larger safety space is designed. Firstly, by improving the one-dimensional chaotic system, we obtain a system with larger chaotic space. The system exhibits simplicity in its structure while possessing a vast chaotic functional domain. Secondly, the dynamic reconfigurable system is designed with the chaotic system as the core, and the circuit simulation is carried out. Finally, a dynamic reconfigurable logic circuit with 16 kinds of complete logic functions is designed, which can realize the reconfigurable system as the core. After circuit simulation and result analysis, the circuit has a pure digital programming platform and rich logic functions. The circuit system provides potential possibilities for designing more efficient and energy- saving circuit schemes. At the same time, it provides solutions for improving the security performance of various applications.
引用
收藏
页数:13
相关论文
共 50 条
  • [41] DNAr-Logic: A constructive DNA logic circuit design library in R language for Molecular Computing
    Marks, Renan A.
    Vieira, Daniel K. S.
    Guterres, Marcos V.
    Oliveira, Poliana A. C.
    Vilela Neto, Omar P.
    2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019), 2019,
  • [42] A feedback chaotic circuit design
    Wey, TA
    Ogborn, LL
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 32 - 35
  • [43] Complete Logic Functionality of Reconfigurable RTD Circuit Elements
    Zheng, Yexin
    Huang, Chao
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2009, 8 (05) : 631 - 642
  • [44] Reconfigurable stateful logic design in the one-transistor-one-memristor crossbar array for logic-in-memory computing
    Luo, Li
    Li, Bochang
    Wang, Lidan
    Duan, Shukai
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 172
  • [45] Design of micro-ring resonator based all optical universal reconfigurable logic circuit
    Bharti, G. K.
    Biswas, U.
    Rakshit, J. K.
    OPTOELECTRONICS AND ADVANCED MATERIALS-RAPID COMMUNICATIONS, 2019, 13 (7-8): : 407 - 414
  • [46] Design Considerations for Reconfigurable Delay Circuit to Emulate System Critical Paths
    Yuan, Xiaobin
    Owczarczyk, Pawel
    Drake, Alan J.
    Tiner, Marshall D.
    Hui, David T.
    Pennings, John P.
    Campisano, Francesco A.
    Willaman, Richard L.
    Cropp, Leana M.
    Dussault, Rudolph D.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (11) : 2714 - 2718
  • [47] Fault Tolerant System Design using Evolved Virtual Reconfigurable Circuit
    Dhanasekaran, D.
    Bagan, K. Boopathy
    Ravi, S.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2006, 6 (5A): : 64 - 72
  • [48] Reconfigurable Circuit Design Based on Arithmetic Logic Unit Using Double-Gate CNTFETs
    Ninomiya, Hiroshi
    Kobayashi, Manabu
    Miura, Yasuyuki
    Watanabe, Shigeyoshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (02) : 675 - 678
  • [49] Remote lab for Stochastic Computing using Reconfigurable Logic
    Alves, Jose Domingos
    Lobo, Jorge
    PROCEEDINGS OF 2015 3RD EXPERIMENT AT INTERNATIONAL CONFERENCE (EXP AT'15), 2015, : 173 - +
  • [50] CIRCUIT-DESIGN - REDUCING SYSTEM INTERCONNECTIONS WITH MULTIVALUED LOGIC
    ROSS, CW
    ELECTRONICS, 1977, 50 (19): : 122 - 124