Implementation of an FPGA-Based System to Process Images and Match Keypoints on High-Resolution Pictures

被引:0
|
作者
Bundschuh, Sina [1 ]
Kunze, Jan [1 ]
Kuhnert, Klaus-Dieter [1 ]
机构
[1] Univ Siegen, Inst Real Time Learning Syst, D-57076 Siegen, Germany
来源
ELECTRONICS | 2024年 / 13卷 / 23期
关键词
field-programmable gate array (FPGA); image processing; scale-invariant feature transform (SIFT); keypoint detection; keypoint matching; radiation hardened; ARCHITECTURE; SCALE;
D O I
10.3390/electronics13234774
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Processing scenery and finding points of interest is crucial for applications in robotics and aerospace missions. Those areas require efficient and reliable visual input processing. Here, field programmable gate arrays (FPGAs) offer essential advantages, like low power consumption compared to CPUs, performing a large number of calculations simultaneously, and having compact hardware. This paper presents an FPGA system that processes incoming camera data, finds points of interest, and matches them across different images on high-resolution images (2048 x 1088). It is a novel approach to implement the complete image processing pipeline on high-resolution images within the FPGA fabric without additional hardware. For keypoint detection and matching, our work uses a modified SIFT algorithm optimized for FPGA implementation processing and a nearest neighbor-based matching method. It was implemented on a Xilinx Kintex-7 FPGA and partially on a NanoXplore NG-Ultra to evaluate a radiation-hardened FPGA for space applications. On the Kintex-7, the keypoint detection achieves a speed of 33 ms per image, and its features are matched on up to 5 images per second. Judging by the resource utilization of one image processing module on the NG-Ultra, porting the entire system on a radiation-hardened FPGA appears feasible.
引用
收藏
页数:14
相关论文
共 50 条
  • [31] Implementation of Central Pattern Generator in an FPGA-based embedded system
    Torres-Huitzil, Cesar
    Girau, Bernard
    ARTIFICIAL NEURAL NETWORKS - ICANN 2008, PT II, 2008, 5164 : 179 - +
  • [32] Design and Implementation of FPGA-based Transmitter Memory Management System
    Yan, Zhongjiang
    Li, Bo
    Gao, Tian
    Shen, Shilv
    Yan, Qingsong
    18TH IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE 2014), 2014,
  • [33] Implementation of Power Quality Event Detector on a FPGA-based System
    Liao, Chiung-Chou
    Gu, Ming-Xuan
    MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 3918 - 3922
  • [34] FPGA-Based Color Space Conversion System Design and Implementation
    Zhang, Xiaojing
    Li, Xuemei
    Yang, Wei
    Li, Ruoqiao
    2016 IEEE 7TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS MOBILE COMMUNICATION CONFERENCE (UEMCON), 2016,
  • [35] The implementation of an FPGA-based storage controller for data acquisition system
    He, N
    Xiong, JP
    Jiang, CL
    Jia, HB
    ISTM/2003: 5TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, CONFERENCE PROCEEDINGS, 2003, : 651 - 654
  • [36] FPGA implementation of a high-resolution time-to-digital converter
    Aloisio, Alberto
    Branchini, Paolo
    Cicalese, Roberta
    Giordano, Raffaele
    Izzo, Vincenzo
    Loffredo, Salvatore
    2007 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-11, 2007, : 504 - 507
  • [37] High-performance FPGA-based implementation of Kalman filter
    Lee, CR
    Salcic, Z
    MICROPROCESSORS AND MICROSYSTEMS, 1997, 21 (04) : 257 - 265
  • [38] FPGA-BASED CHIRP GENERATOR FOR HIGH RESOLUTION UAV SAR
    Chua, M. Y.
    Koo, V. C.
    PROGRESS IN ELECTROMAGNETICS RESEARCH-PIER, 2009, 99 : 71 - 88
  • [39] FPGA-Based Architecture for Fast Feature Extraction with High Resolution
    Sukhanov, Andrey
    2012 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD (NSS/MIC), 2012, : 805 - 806
  • [40] An FPGA-based system on chip for the measurement of QCM sensors resolution
    Moure, Maria Jose
    Valdes, Maria Dolores
    Rodiz, Pablo
    Rodriguez-Pardo, Loreto
    Farina, Jose
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 693 - 696