共 50 条
- [24] Development and Electrical Performance of Low Temperature Cu-Sn/In Bonding for 3D Flexible Substate Integration 2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 164 - 165
- [27] Low/Room Temperature Wafer Bonding Technologies for Three-Dimensional Integration 2015 International Conference on Electronic Packaging and iMAPS All Asia Conference (ICEP-IAAC), 2015, : 440 - 443
- [28] New three-dimensional integration technology based on reconfigured wafer-on-wafer bonding technique 2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 985 - 988
- [29] In-Plane Anisotropic Mechanical Properties of Three-Dimensional Angle-Interlock Architectural Composites ADVANCED ENGINEERING MATERIALS, PTS 1-3, 2011, 194-196 : 1880 - 1884
- [30] 21-Layer 3-D Chip Stacking Based on Cu-Sn Bump Bonding IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (05): : 627 - 635