An Insertion-Based Mechanical Interlock Cu-Sn Bonding Structure for Three-Dimensional Integration

被引:0
|
作者
Qian, Qiyuan [1 ]
Wan, Hanlin [2 ]
Zheng, Yao [1 ]
Ma, Haiyan [1 ]
Wang, Qian [1 ,3 ]
Cai, Jian [1 ,3 ]
Wang, Dejun [2 ,4 ]
机构
[1] Tsinghua Univ, Sch Integrated Circuits, Beijing, Peoples R China
[2] Dalian Univ Technol, Sch Control Sci & Engn, Dalian, Peoples R China
[3] Beijing Natl Res Ctr Informat Sci & Technol, Beijing, Peoples R China
[4] Key Lab Integrated Circuit & Biomed Elect Syst Li, Dalian, Peoples R China
来源
2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT | 2024年
基金
北京市自然科学基金;
关键词
3D integration; Mechanical interlock bonding; Cu-Sn bonding; STRENGTH;
D O I
10.1109/ICEPT63120.2024.10668431
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In three-dimensional integration, multi-chip bonding requires substantial processing time. This paper proposes a novel mechanical interlock Cu-Sn bonding structure, which can significantly reduce the occupation time of bonding equipment. The columnar bumps are inserted into the annular bumps with pressure in the bonding machine to make the plastically deformed Sn fill the annular bumps and form a mechanical interlock structure. Subsequently, Cu-Sn solid-liquid interdiffusion (SLID) bonding or solid-state diffusion (SSD) bonding is performed by thermal treatment. This structure can be applied in chiplet assembly, where multiple chips can be gang-assembled onto one certain substrate then annealed simultaneously, avoiding reliability issues caused by repeated heating of the chiplets and substrate. We conducted five sets of experiments and determined the following two process conditions. For Cu-Sn SLID bonding, the insertion parameters include 25 degrees C temperature, 80 MPa pressure, 120 s load hold time, and the thermal treatment parameters include 260 degrees C temperature, 20 MPa pressure, 60 s dwell time. For Cu-Sn SSD bonding, the insertion parameters include 25 degrees C temperature, 300 MPa pressure, 120 s load hold time, and the thermal treatment parameters include 150 degrees C temperature, 4 h dwell time. The formation of intermetallic compounds (IMCs) has been successfully observed. The shear strength is 75.62 MPa for Cu-Sn SLID bonding and 85.37 MPa for Cu-Sn SSD bonding.
引用
收藏
页数:3
相关论文
共 50 条
  • [21] Fine pitch Cu/Sn solid state diffusion bonding for advanced three-dimensional chip stacking
    Zhang, Wenqi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (03)
  • [22] Research progress of hybrid bonding technology for three-dimensional integration
    Zhou, Anqi
    Zhang, Yu
    Ding, Fei
    Lian, Ziqi
    Jin, Renxi
    Yang, Yudong
    Wang, Qidong
    Cao, Liqiang
    MICROELECTRONICS RELIABILITY, 2024, 155
  • [23] Reductant-Assisted Self-Assembly with Cu/Sn Microbump for Three-Dimensional Heterogeneous Integration
    Ito, Yuka
    Fukushima, Takafumi
    Lee, Kang-Wook
    Choki, Koji
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (04)
  • [24] Development and Electrical Performance of Low Temperature Cu-Sn/In Bonding for 3D Flexible Substate Integration
    Hu, Yu-Chen
    Chen, Kuan-Neng
    2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 164 - 165
  • [25] A review on the mechanical performance of three-dimensional warp interlock woven fabrics as reinforcement in composites
    Li, Mengru
    Wang, Peng
    Boussu, Francois
    Soulat, Damien
    JOURNAL OF INDUSTRIAL TEXTILES, 2022, 51 (07) : 1009 - 1058
  • [26] Three-Dimensional Wafer Stacking Using Cu-Cu Bonding for Simultaneous Formation of Electrical, Mechanical, and Hermetic Bonds
    Tan, Chuan Seng
    Peng, Lan
    Fan, Ji
    Li, Hongyu
    Gao, Shan
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) : 194 - 200
  • [27] Low/Room Temperature Wafer Bonding Technologies for Three-Dimensional Integration
    Kawano, M.
    2015 International Conference on Electronic Packaging and iMAPS All Asia Conference (ICEP-IAAC), 2015, : 440 - 443
  • [28] New three-dimensional integration technology based on reconfigured wafer-on-wafer bonding technique
    Fukushima, Takafumi
    Kikuchi, Hirokazu
    Yamada, Yusuke
    Konno, Takayuki
    Liang, Jun
    Sasaki, Keiichi
    Inamura, Kiyoshi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 985 - 988
  • [29] In-Plane Anisotropic Mechanical Properties of Three-Dimensional Angle-Interlock Architectural Composites
    Yang, Caiyun
    Liu, Yong
    ADVANCED ENGINEERING MATERIALS, PTS 1-3, 2011, 194-196 : 1880 - 1884
  • [30] 21-Layer 3-D Chip Stacking Based on Cu-Sn Bump Bonding
    Li, Cao
    Wang, Xuefang
    Song, Shao
    Liu, Sheng
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (05): : 627 - 635