Balancing Control of DC-Link Capacitor Voltages for Five-Level Hybrid Diode-Clamped Inverters With Passive Front-Ends

被引:0
|
作者
Kim, Min-Seok [1 ]
Du To, Dinh [2 ]
Lee, Dong-Choon [2 ]
机构
[1] Hyundai Motor Co, Inverter Engn Design Team, Hwaseong Si 18280, South Korea
[2] Yeungnam Univ, Dept Elect Engn, Gyongsan 38541, Gyeongsangbug D, South Korea
来源
IEEE ACCESS | 2025年 / 13卷
基金
新加坡国家研究基金会;
关键词
Inverters; Capacitors; Voltage control; Topology; Pulse width modulation; Switches; Stress; Costs; Predictive control; Multilevel inverters; Capacitor voltage balancing control; carrier-overlapped PWM; level-shifted PWM; model predictive control; medium voltage application; multilevel inverter; MULTILEVEL CONVERTERS; PWM METHOD; TOPOLOGY;
D O I
10.1109/ACCESS.2025.3549760
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The paper presents a control strategy for balancing DC-link capacitor voltages in a five-level hybrid diode-clamped (5L-HDC) inverter, consisting of two half-bridges and diode-clamped cells. The inverter experiences capacitor voltage imbalance, particularly in the middle capacitors, which naturally discharge due to voltage drift under the level-shifted (LS) PWM scheme, especially with passive front-end elements like diode rectifiers. To mitigate this issue, a capacitor voltage balancing strategy using the carrier-overlapped PWM (COPWM) technique is proposed. This approach generates multiple voltage levels per carrier period, ensuring effective voltage regulation without requiring an auxiliary circuit. The proposed method is compared with two other balancing strategies: LSPWM scheme with an auxiliary circuit and the finite control set model predictive control (FCS-MPC) technique, in terms of THD and power losses. In addition, a comprehensive evaluation is conducted on a 5-kV/1-MVA three-phase system, comparing the 5L-HDC inverter with balancing controls against other five-level inverter topologies. The assessment includes component count, cost, THD, and power losses, highlighting performance and economic trade-offs. The 5L-HDC inverter achieves cost reductions of 14.2%, 15%, 25.4%, and 4.3% compared to the 5L-NPC, 5L-ANPC, 5L-DFC, and 5L-HFC inverters, respectively. The effectiveness of the proposed method in regulating DC-link capacitor voltages is validated through experimental results under various operating conditions.
引用
收藏
页码:45577 / 45593
页数:17
相关论文
共 50 条
  • [41] DC-link capacitors voltage balancing in multilevel four-leg diode-clamped converters
    León, JI
    Franquelo, LG
    Portillo, R
    Prats, MM
    IECON 2005: THIRTY-FIRST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-3, 2005, : 1254 - 1259
  • [42] A Four-Level Single-Phase Diode-Clamped Inverter with Natural DC-Link Capacitor Voltage Balance
    Stala, Robert
    2018 INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS, ELECTRICAL DRIVES, AUTOMATION AND MOTION (SPEEDAM), 2018, : 691 - 696
  • [43] Self Balancing of DC Link Capacitor Voltages Using Redundant Vectors for SVPWM Controlled Five-Level Inverter
    Lalili, D.
    Berkouk, E. M.
    Boudjema, F.
    Lourci, N.
    2008 5TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2008, : 251 - +
  • [44] Voltage balancing method and its stability boundary for five-level diode-clamped multilevel converters
    Khajehoddin, S. A.
    Bakhshai, A.
    Jain, P. K.
    2007 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, 2007, : 2204 - 2208
  • [45] Capacitor Voltage Balancing of a New Five-Level Hybrid-Clamped Inverter
    Zeng, Yingyu
    Wang, Kui
    Li, Yongdong
    Zheng, Zedong
    2013 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2013, : 4030 - 4034
  • [47] A Carrier-Based Discontinuous PWM Method for a Five-Level Flying Capacitor Rectifier With Unbalanced DC-Link Voltages
    Zhang, Peng
    Wu, Xuezhi
    He, Shan
    Xu, Wenzheng
    Liu, Jingdou
    Qi, Jingjing
    Yang, Anna
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2022, 37 (09) : 10384 - 10398
  • [48] A New DC-Voltage-Balancing Circuit Including a Single Coupled Inductor for a Five-Level Diode-Clamped PWM Inverter
    Hasegawa, Kazunori
    Akagi, Hirofumi
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2011, 47 (02) : 841 - 852
  • [49] Capacitor voltage self-balancing using active DC-link technique for a single-phase, five-level neutral point clamped inverter
    Alsolami, Mohammed
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024, 52 (08) : 3910 - 3932
  • [50] A New DC-Voltage-Balancing Circuit Including a Single Coupled Inductor for a Five-Level Diode-Clamped PWM Inverter
    Hasegawa, Kazunori
    Akagi, Hirofumi
    2009 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, VOLS 1-6, 2009, : 2073 - 2079