Digital twin for the formal analysis of a depth of anesthesia controller

被引:0
|
作者
Abdelsalam, Mohamed [1 ]
Bensalem, Saddek [2 ]
Delacourt, Antoine [3 ]
He, Weicheng [2 ]
Katsaros, Panagiotis [4 ]
Kekatos, Nikolaos [5 ]
Ruiz, Ricardo Nolasco [6 ]
Peled, Doron [7 ]
Ponchant, Matthieu [3 ]
Ryad, Ismail [1 ]
Temperekidis, Anastasios [4 ]
Wu, Changshun [2 ]
机构
[1] Siemens EDA, Cairo, Egypt
[2] Univ Grenoble Alpes, Verimag, Grenoble, France
[3] Siemens Ind Software SAS, Lyon, France
[4] Aristotle Univ Thessaloniki, Thessaloniki, Greece
[5] Aristotle Univ Thessaloniki, Sch Informat, Thessaloniki 55133, Greece
[6] RGB Med Devices, Madrid, Spain
[7] Bar Ilan Univ, Ramat Gan, Israel
基金
欧盟地平线“2020”;
关键词
digital twins; formal analysis; runtime verification; healthcare; FMI; co-simulation; AUDIT PROJECT NAP5; ACCIDENTAL AWARENESS; SIMULATION; DESIGN;
D O I
10.1177/00375497241311617
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Effective management of depth of anesthesia (DoA) is crucial for patient safety in healthcare. Anesthesiologists typically adjust anesthetic dosages to maintain desired sedation, analgesia (pain relief), and muscle relaxation states. In this paper, we present a digital twin (DT) architecture for the formal modeling and verification of an infusion pump controller for DoA management. The DT incorporates a virtual patient model, an autonomous DoA controller adjusting the infusion rate of the anesthetic agent, i.e., propofol, a test-case manager, and a runtime verification monitor. Data exchange occurs via Ethernet frames. Challenges arise from noise in the Bispectral Index monitoring system readings and infusion rate measurements in clinical scenarios. To mitigate noise impact, we design a feedback controller that is robust against noise. We reason about DT performance by evaluating control specifications using a temporal-logic language within the context of our runtime verification tool.
引用
收藏
页码:341 / 360
页数:20
相关论文
共 50 条
  • [41] Comparative Analysis of Platforms for Designing a Digital Twin
    Adamenko, Dmytro
    Kunnen, Steffen
    Nagarajah, Arun
    ADVANCES IN DESIGN, SIMULATION AND MANUFACTURING III: MANUFACTURING AND MATERIALS ENGINEERING, VOL 1, 2020, : 3 - 12
  • [42] A Bibliometric Analysis of Digital Twin in the Supply Chain
    Lam, Weng Siew
    Lam, Weng Hoe
    Lee, Pei Fun
    MATHEMATICS, 2023, 11 (15)
  • [43] Adaptive digital twin for product surface quality: supervisory controller for surface roughness control
    Seid Ahmed, Yassmin
    Elmaraghy, Waguih
    Elmaraghy, Hoda
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2024, 135 (5-6): : 2117 - 2130
  • [44] Digital Twin Concept for Output Current Prediction of MPPT P&O Controller
    Sene, Fara
    Doumbia, Mamadou Lamine
    Cheriti, Ahmed
    2024 IEEE 12TH INTERNATIONAL CONFERENCE ON SMART ENERGY GRID ENGINEERING, SEGE 2024, 2024, : 16 - 19
  • [45] An interactive learning approach on digital twin for deriving the controller logic in IEC 61499 standard
    Xavier, Midhun
    Dubinin, Victor
    Patil, Sandeep
    Vyatkin, Valeriy
    2022 IEEE 27TH INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION (ETFA), 2022,
  • [46] Digital Twin Day: International Conference on the Digital Twin
    不详
    ATP MAGAZINE, 2024, (03):
  • [47] Developing knowledge on Digital Manufacturing to Digital Twin: a bibliometric and systemic analysis
    Krugera, Suewellyn
    Borsatoa, Milton
    29TH INTERNATIONAL CONFERENCE ON FLEXIBLE AUTOMATION AND INTELLIGENT MANUFACTURING (FAIM 2019): BEYOND INDUSTRY 4.0: INDUSTRIAL ADVANCES, ENGINEERING EDUCATION AND INTELLIGENT MANUFACTURING, 2019, 38 : 1174 - 1180
  • [48] Error analysis of digital controller using δ operators
    Chen, L.
    Zhang, J.W.
    Xi, G.
    Kongzhi Lilun Yu Yinyong/Control Theory and Applications, 2001, 18 (01):
  • [49] MULTIGRAPH IS: Part 1. A FORMAL DESCRIPTION OF RAILWAY INFRASTRUCTURE FOR THE DIGITAL TWIN OF THE ETCS APPLICATION
    Kochan, Andrzej
    Folega, Piotr
    Skirkus, Remigijus
    Bureika, Gintautas
    TRANSPORT PROBLEMS, 2023, 18 (02) : 43 - 52
  • [50] Engine Integration Using WebGL Depth Buffer and Rendering Method for Digital Twin Models
    Wang, Yanyan
    Peng, Jiaying
    Chen, Keji
    Gong, Kang
    Zhang, Dengrong
    Wang, Jiapeng
    2024 5TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND APPLICATION, ICCEA 2024, 2024, : 1541 - 1545