共 50 条
- [11] Efficient high-speed CIC decimation filter ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 251 - 254
- [13] Design methodology for high-speed iterative decoder architectures 2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS, 2002, : 3085 - 3088
- [14] Parallel digital architectures for high-speed adaptive DSSS receivers CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 1298 - 1302
- [15] High-speed filter design using Mathematica Eurocon 2005: The International Conference on Computer as a Tool, Vol 1 and 2 , Proceedings, 2005, : 1626 - 1629
- [16] EFFICIENT SYSTOLIC HIGH-SPEED ARCHITECTURES FOR DELAYED MULTIPATH 2-DIMENSIONAL FIR AND IIR DIGITAL FILTERING IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (06): : 413 - 423
- [18] Efficient High-Throughput Architectures for High-Speed Parallel Scramblers 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 441 - 444
- [19] Systolic computational memory approach to high-speed codebook design 2005 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY (ISSPIT), VOLS 1 AND 2, 2005, : 334 - 339
- [20] Response of transport triggered architectures for high-speed processor design IEICE ELECTRONICS EXPRESS, 2013, 10 (05):