A Novel Design of Combined Systolic and Convex Architectures for Efficient High-Speed Adaptive Filter

被引:0
|
作者
Thannoon, Harith H. [1 ]
Hashim, Ivan A. [2 ]
机构
[1] Ninevah Univ, Elect Engn Coll, Ninevah, Iraq
[2] Univ Technol Baghdad, Baghdad, Iraq
关键词
Adaptive filter; LMS; RLS; Systolic; Convex combination; ALGORITHM;
D O I
10.1007/s11265-024-01934-7
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposed a novel design for a high-speed adaptive filter, specifically a new filter structure employing a convex combination architecture incorporating systolic architecture. The performance of convex architecture and systolic architecture are analyzed for LMS and RLS filters in two different orders. Systolic architecture improves the speed of convergence and SNR of the filters. Additionally convex combination architecture significantly improves the overall filter performance, especially in steady-state conditions. The combination of these two filter design techniques results in significantly improved convergence speed and steady-state performance of filters. The performance of the proposed filters combined two architectures outperforms the conventional filters in several metrics for filter design, including convergence speed, SNR, Steady-state MSE, learning capability, and filtering capability in terms of residual noise. Simulation results demonstrate the effectiveness of proposed filters in denoising ECG signals from PLI noise. The suggested filter configurations undergo evaluation for the purpose of ECG noise elimination for a set of ten ECG signals, acquired from the MIT-BIH database.
引用
收藏
页码:717 / 745
页数:29
相关论文
共 50 条
  • [11] Efficient high-speed CIC decimation filter
    Khoo, KY
    Yu, Z
    Willson, AN
    ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 251 - 254
  • [12] DESIGN AND ANALYSIS OF VERY HIGH-SPEED NETWORK ARCHITECTURES
    CHLAMTAC, I
    GANZ, A
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1988, 36 (03) : 252 - 262
  • [13] Design methodology for high-speed iterative decoder architectures
    Mansour, MM
    Shanbhag, NR
    2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS, 2002, : 3085 - 3088
  • [14] Parallel digital architectures for high-speed adaptive DSSS receivers
    Berner, S
    De Leon, P
    CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 1298 - 1302
  • [15] High-speed filter design using Mathematica
    Lutovac, MD
    Tosic, DV
    Eurocon 2005: The International Conference on Computer as a Tool, Vol 1 and 2 , Proceedings, 2005, : 1626 - 1629
  • [16] EFFICIENT SYSTOLIC HIGH-SPEED ARCHITECTURES FOR DELAYED MULTIPATH 2-DIMENSIONAL FIR AND IIR DIGITAL FILTERING
    KWAN, HK
    TSIM, MT
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (06): : 413 - 423
  • [17] An Integrated Adaptive Kalman Filter for High-Speed UAVs
    Huang, Tiantian
    Jiang, Hui
    Zou, Zhuoyang
    Ye, Lingyun
    Song, Kaichen
    APPLIED SCIENCES-BASEL, 2019, 9 (09):
  • [18] Efficient High-Throughput Architectures for High-Speed Parallel Scramblers
    Chen, JianWei
    Lin, Hongchin
    Tang, Yun-Ching
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 441 - 444
  • [19] Systolic computational memory approach to high-speed codebook design
    Sano, K
    Takagi, C
    Nakamura, T
    2005 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY (ISSPIT), VOLS 1 AND 2, 2005, : 334 - 339
  • [20] Response of transport triggered architectures for high-speed processor design
    Alam, S. M. Shamsul
    Choi, GoangSeog
    IEICE ELECTRONICS EXPRESS, 2013, 10 (05):