共 50 条
- [1] Hardware Implementation of a High-Speed Adaptive Filter Using a Combination of Systolic and Convex Architectures Circuits, Systems, and Signal Processing, 2024, 43 : 1773 - 1791
- [3] Novel systolic implementation of the high-speed adaptive filter Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2002, 24 (08):
- [5] DESIGN AND VLSI IMPLEMENTATION OF EFFICIENT SYSTOLIC ARRAY ARCHITECTURES FOR HIGH-SPEED DIGITAL SIGNAL-PROCESSING APPLICATIONS VISUAL COMMUNICATIONS AND IMAGE PROCESSING IV, PTS 1-3, 1989, 1199 : 1072 - 1083
- [6] High-speed systolic architectures for median type filtering STATISTICAL AND STOCHASTIC METHODS FOR IMAGE PROCESSING, 1996, 2823 : 75 - 84
- [9] DESIGN OF EFFICIENT ANALOG ADAPTIVE EQUALIZERS FOR HIGH-SPEED DIGITAL TRANSMISSION WORLD PROSPERITY THROUGH COMMUNICATIONS, VOLS 1-3: CONFERENCE RECORD, 1989, : 1091 - 1095