WiseEDA: LLMs in RF Circuit Design

被引:0
|
作者
Jin, Hangjiang [1 ]
Wang, Junchao [1 ]
Sheng, Junjie [1 ]
Wu, Yifan [1 ]
Chen, Jiayu [1 ]
Wang, Yaqi [1 ]
Liu, Jun [1 ]
机构
[1] Hangzhou Dianzi Univ, Innovat Ctr Elect Design Automat Technol, Hangzhou 310018, Peoples R China
关键词
RFIC; EDA; LLM; Netlist; NEURAL-NETWORKS; ALGORITHM;
D O I
10.1016/j.mejo.2025.106607
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As the complexity of Radio Frequency Integrated Circuit (RFIC) design increases, the significance of Electronic Design Automation (EDA) becomes more pronounced. This paper proposes a circuit design methodology utilizing Large Language Models (LLMs), incorporating tools for topology selection and netlist optimization based on a particle swarm optimization algorithm. These tools are driven by LLMs, enabling engineers to describe their requirements in natural language. The LLM then selects suitable topologies and automatically configures relevant parameters for the optimizer, facilitating the automated netlist circuit design. Experimental results demonstrate that, after equipping the LLM with relevant knowledge through prompt engineering, it can optimize the values of capacitors, inductors, and other parameters in the band-pass filter netlist. This ensures that the filter's S11 and S21 performance meet the specified requirements within a particular frequency band, thereby confirming the feasibility of employing LLMs in the automated circuit design process.
引用
收藏
页数:10
相关论文
共 50 条
  • [21] A RF circuit design methodology dedicated to critical applications
    Cimino, M.
    Lapuyade, H.
    De Matos, M.
    Taris, T.
    Deval, Y.
    Begueret, J. B.
    2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2007, : 53 - 56
  • [22] RF-Analog Circuit Design in Scaled SoC
    Itoh, Nobuyuki
    Hamada, Mototsugu
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 702 - 707
  • [23] MOSFET modeling for low noise, RF circuit design
    Deen, MJ
    Chen, CH
    Cheng, YH
    PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 201 - 208
  • [24] RF circuit design aspects of spiral inductors on silicon
    Burghartz, JN
    Edelstein, DC
    Soyuer, M
    Ainspan, HA
    Jenkins, KA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) : 2028 - 2034
  • [25] Current Conveyor Macromodels for Wideband RF Circuit Design
    Brinson, Mike
    Kuznetsov, Vadim
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 62 - 67
  • [26] Parasitic-aware RF circuit design and optimization
    Park, J
    Choi, K
    Allstot, DJ
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (10) : 1953 - 1966
  • [27] An inductor modeling and optimization toolbox for RF circuit design
    Passos, F.
    Roca, E.
    Castro-Lopez, R.
    Fernandez, F. V.
    INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 463 - 472
  • [28] PARAMETRIC MACROMODELING OF INTEGRATED INDUCTORS FOR RF CIRCUIT DESIGN
    Passos, F.
    Ye, Y.
    Spina, D.
    Roca, E.
    Castro-Lopez, R.
    Dhaene, T.
    Fernandez, F. V.
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2017, 59 (05) : 1207 - 1212
  • [29] RF Transceiver Circuit FPGA Program Design and Development
    Liu, Ruiqiang
    Ga, Fengmei
    INTERNATIONAL JOURNAL OF FUTURE GENERATION COMMUNICATION AND NETWORKING, 2016, 9 (12): : 395 - 404
  • [30] Compact modelling of noise for RF CMOS circuit design
    Scholten, AJ
    Tiemeijer, LF
    van Langevelde, R
    Havens, RJ
    Zegers-van Duijnhoven, ATA
    de Kort, R
    Klaassen, DBM
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2004, 151 (02): : 167 - 174