Area optimization of multilevel logic circuits using approximate computing

被引：0
|
作者：
Zhao, Weikai [1 ]
Wang, Lunyao [1 ]
Cen, Xumeng [2 ]
Xia, Yinshui [1 ]
Chu, Zhufei [1 ]
机构：
[1] Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo,315211, China
[2] School of Information Engineering, College of Science & Technology Ningbo University, Ningbo,315300, China
来源：
Beijing Hangkong Hangtian Daxue Xuebao/Journal of Beijing University of Aeronautics and Astronautics | 2024年 / 50卷 / 09期
关键词：
Compendex;
D O I：
10.13700/j.bh.1001-5965.2022.0742
中图分类号：
学科分类号：
摘要：
Logic circuits
引用
收藏
页码：2893 / 2901
相关论文
共 50 条
  • [1] Area Optimization of Circuits Using Approximate Computing
    Zou, Jiufa
    Wang, Lunyao
    Chu, Zhufei
    Xia, Yinshui
    2020 IEEE 14TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2020, : 98 - 102
  • [2] Area Optimization of MPRM Circuits Using Approximate Computing
    Ying, QiuHong
    Wang, LunYao
    Chu, ZhuFei
    Xia, YinShui
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [3] Area Optimization of FPRM Circuits Using Approximate Computing
    Wang L.-Y.
    Xia Y.-S.
    Chu Z.-F.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2019, 47 (09): : 1868 - 1874
  • [4] Power optimization for FPRM logic using approximate computing technique
    Wang, Yichen
    Wang, Lunyao
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [5] Logic Masking for SET Mitigation Using Approximate Logic Circuits
    Sanchez-Clemente, A.
    Entrena, L.
    Garcia-Valderas, M.
    Lopez-Ongil, C.
    2012 IEEE 18TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2012, : 176 - 181
  • [6] Partial TMR in FPGAs using Approximate Logic Circuits
    Sanchez-Clemente, A.
    Entrena, L.
    Garcia-Valderas, M.
    2015 15TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2015,
  • [7] Partial TMR in FPGAs Using Approximate Logic Circuits
    Sanchez-Clemente, A. J.
    Entrena, L.
    Garcia-Valderas, M.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2016, 63 (04) : 2233 - 2240
  • [8] Logic Synthesis of Approximate Circuits
    Venkataramani, Swagath
    Kozhikkottu, Vivek J.
    Sabne, Amit
    Roy, Kaushik
    Raghunathan, Anand
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2503 - 2515
  • [9] MULTILEVEL DIODE LOGIC CIRCUITS
    MANO, MM
    IEEE TRANSACTIONS ON COMPUTERS, 1964, EC13 (05) : 620 - &
  • [10] Design of Stochastic Computing Circuits Using Nanomagnetic Logic
    Perricone, Robert
    Liu, Yang
    Dingler, Aaron
    Hu, X. Sharon
    Niemier, Michael
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2016, 15 (02) : 179 - 187
12345