Characterization of HfSiAlON/MoAlN PMOSFETs Fabricated by Using a Novel Gate-Last Process

被引:0
|
作者
许高博
徐秋霞
殷华湘
周华杰
杨涛
牛洁斌
贺晓彬
孟令款
余嘉晗
李俊峰
闫江
赵超
陈大鹏
机构
[1] KeyLaboratoryofMicroelectronicsDevices&IntegratedTechnology,InstituteofMicroelectronics,ChineseAcademyofSciences
关键词
D O I
暂无
中图分类号
TN386 [场效应器件];
学科分类号
摘要
We fabricate p-channel metal-oxide-semiconductor-field-effect-transistors(PMOSFETs) with a HfSiAlON/MoAlN gate stack using a novel and practical gate-last process.In the process,SiO2/poly-Si is adopted as the dummy gate stack and replaced by an HfSiAlON/MoAlN gate stack after source/drain formation.Because of the high-k/metalgate stack formation after the 1000°C source/drain ion-implant doping activation,the fabricated PMOSFET has good electrical characteristics.The device's saturation driving current is 2.71 x 10~4 A/μm(VGS = VDS =-1.5 V)and the off-state current is 2.78 x 10~9 A/μm.The subthreshold slope of 105mV/dec(YDS = —1-5 V),drain induced barrier lowering of 80mV/V and Vth of —0.3 V are obtained.The research indicates that the present PMOSFET could be a solution for high performance PMOSFET applications.
引用
收藏
页码:160 / 163
页数:4
相关论文
共 50 条
  • [31] Reliability Improvement of 28-nm High-k/Metal Gate-Last MOSFET Using Appropriate Oxygen Annealing
    Yang, Yi-Lin
    Zhang, Wenqi
    Cheng, Chi-Yun
    Huang, Yi-Ping
    Chen, Pin-Tseng
    Hsu, Chia-Wei
    Chin, Li-Kong
    Lin, Chien-Ting
    Hsu, Che-Hua
    Lai, Chien-Ming
    Yeh, Wen-Kuan
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (08) : 1183 - 1185
  • [32] Effects of gate-last and gate-first process on deep submicron inversion-mode InGaAs n-channel metal-oxide-semiconductor field effect transistors
    Gu, J. J.
    Wu, Y. Q.
    Ye, P. D.
    JOURNAL OF APPLIED PHYSICS, 2011, 109 (05)
  • [33] Influence of ultra-thin TiN thickness (1.4 nm and 2.4 nm) on positive bias temperature instability (PBTI) of high-k/metal gate nMOSFETs with gate-last process
    Qi Lu-Wei
    Yang Hong
    Ren Shang-Qing
    Xu Ye-Feng
    Luo Wei-Chun
    Xu Hao
    Wang Yan-Rong
    Tang Bo
    Wang Wen-Wu
    Yan Jiang
    Zhu Hui-Long
    Zhao Chao
    Chen Da-Peng
    Ye Tian-Chun
    CHINESE PHYSICS B, 2015, 24 (12)
  • [34] Influence of ultra-thin TiN thickness(1.4 nm and 2.4 nm) on positive bias temperature instability(PBTI)of high-k/metal gate nMOSFETs with gate-last process
    祁路伟
    杨红
    任尚清
    徐烨峰
    罗维春
    徐昊
    王艳蓉
    唐波
    王文武
    闫江
    朱慧珑
    赵超
    陈大鹏
    叶甜春
    Chinese Physics B, 2015, (12) : 505 - 508
  • [35] Threshold Voltage Tuning Of 22 nm FD-SOI Devices Fabricated With Metal Gate Last Process
    Xu, Cuiqin
    Wang, Xuejiao
    Liu, Wei
    17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,
  • [36] Self-aligned nickel, cobalt/tantalum nitride stacked-gate pMOSFETs fabricated with a low temperature process after metal electrode deposition
    Pan, J
    Woo, C
    Ngo, MV
    Yang, CY
    Besser, P
    King, P
    Bernard, J
    Adem, E
    Tracy, B
    Pellerin, J
    Xiang, Q
    Lin, MR
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2456 - 2460
  • [37] Low Gate Leakage Current HFET Structure Fabricated by Using a Step-free Airbridge Gate Process
    Chien, Feng-Tso
    Chan, Chien-Liang
    Wang, Chi-Ling
    Liao, Chien-Nan
    Tsai, Yao-Tsung
    Chiu, Hsien-Chin
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2010, 56 (03) : 887 - 890
  • [38] High-Performance Metal/High-k n- and p-MOSFETs With Top-Cut Dual Stress Liners Using Gate-Last Damascene Process on (100) Substrates
    Mayuzumi, Satoru
    Yamakawa, Shinya
    Tateshita, Yasushi
    Hirano, Tomoyuki
    Nakata, Masashi
    Yamaguchi, Shinpei
    Tai, Kaori
    Wakabayashi, Hitoshi
    Tsukamo, Masanori
    Nagashima, Naoki
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (04) : 620 - 626
  • [39] 1/f noise suppression of pMOSFETs fabricated on Si(100) and Si(110) using an alkali-free cleaning process
    Gaubert, P
    Teramoto, A
    Hamada, T
    Yamamoto, M
    Kotani, K
    Ohmi, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 851 - 856
  • [40] High temperature performance of recessed gate GaN MESFETs fabricated using photoelectrochemical etching process
    Lee, WS
    Choi, YH
    Chung, KW
    Moon, DC
    Shin, MW
    ELECTRONICS LETTERS, 2000, 36 (03) : 265 - 267