WORD LINE SELECTION CIRCUIT FOR SCHOTTKY-COUPLED MEMORY CELL ARRAY.

被引:0
|
作者
Dussault, R.D.
机构
来源
IBM technical disclosure bulletin | 1985年 / 27卷 / 08期
关键词
SEMICONDUCTOR DEVICES; SCHOTTKY BARRIER;
D O I
暂无
中图分类号
学科分类号
摘要
A selection circuit is presented which offers a fast selection technique for a Schottky-coupled memory cell array, where the drain line and word line are pulled down for selection. The advantages of the circuit include the following: (1) a transient active pull down of the drain line to provide a fast selection mode, (2) an active pull up of the word line to provide a fast deselection mode, and (3) a well controlled fully selected drain line current which is important for the operation of the cells during a read or write mode.
引用
收藏
页码:4873 / 4874
相关论文
共 27 条
  • [21] LAyer Selection by ERase (LASER) With an Etch-Through-Spacer Technique in a Bit-Line Stacked 3-D NAND Flash Memory Array
    Yun, Jang-Gn
    Park, Se Hwan
    Park, Byung-Gook
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (07) : 1892 - 1897
  • [22] A 1Tb 4b/Cell 96-Stacked-WL 3D NAND Flash Memory with 30MB/s Program Throughput Using Peripheral Circuit Under Memory Cell Array Technique
    Huh, Hwang
    Cho, Wanik
    Lee, Jinhaeng
    Noh, Yujong
    Park, Yongsoon
    Ok, Sunghwa
    Kim, Jongwoo
    Cho, Kayoung
    Lee, Hyunchul
    Kim, Geonu
    Park, Kangwoo
    Kim, Kwanho
    Lee, Heejoo
    Chai, Sooyeol
    Kwon, Chankeun
    Cho, Hanna
    Jeong, Chanhui
    Yang, Yujin
    Goo, Jayoon
    Park, Jangwon
    Lee, Juhyeong
    Kim, Heonki
    Jo, Kangwook
    Park, Cheoljoong
    Nam, Hyeonsu
    Song, Hyunseok
    Lee, Sangkyu
    Jeong, Woopyo
    Ahn, Kun-Ok
    Jung, Tae-Sung
    2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 220 - 221
  • [23] Cell Array Design with Row-Driven Source Line in Block Shunt Architecture Applicable to Future 6F2 1T1MTJ Memory
    Huang, Tongshuang
    Ohsawa, Takashi
    2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
  • [24] Tail-Bit Tracking Circuit with Degraded VGS Bit-Cell Mimic Array for a 50% Search-Time and 200mV Vmin Improvement in a Ternary Content Addressable Memory
    Arsovski, Igor
    Hebig, Travis
    Goss, John
    Grzymkowski, Paul
    Patch, Josh
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [25] A 128Gb 1-bit/Cell 96-Word-Line-Layer 3D Flash Memory to Improve the Random Read Latency With tProg=75 μs and tR=4 μs
    Kouchi, Toshiyuki
    Kakoi, Mami
    Kumazaki, Noriyasu
    Sugahara, Akio
    Imamoto, Akihiro
    Kajiyama, Yasufumi
    Terada, Yuri
    Sanad, Bushnaq
    Kanagawa, Naoaki
    Kodama, Takuyo
    Fukuda, Ryo
    Komai, Hiromitsu
    Asaoka, Norichika
    Ohnishi, Hidekazu
    Isomura, Ryosuke
    Handa, Takaya
    Yamamoto, Kensuke
    Ishizaki, Yuki
    Deguchi, Yoko
    Okuyama, Atsushi
    Sato, Junichi
    Yabe, Hiroki
    Hsu, Hua-Ling Cynthia
    Yoshihara, Masahiro
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (01) : 225 - 234
  • [26] A 128Gb 1b/Cell 96-Word-Line-Layer 3D Flash Memory to Improve Random Read Latency with tPROG=75μs and tR=4μs
    Kouchi, Toshiyuki
    Kumazaki, Noriyasu
    Yamaoka, Masashi
    Bushnaq, Sanad
    Kodama, Takuyo
    Ishizaki, Yuki
    Deguchi, Yoko
    Sugahara, Akio
    Imamoto, Akihiro
    Asaoka, Norichika
    Isomura, Ryosuke
    Handa, Takaya
    Sato, Junichi
    Komai, Hiromitsu
    Okuyama, Atsushi
    Kanagawa, Naoaki
    Kajiyama, Yasufumi
    Terada, Yuri
    Ohnishi, Hidekazu
    Yabe, Hiroki
    Hsu, Cynthia
    Kakoi, Mami
    Yoshihara, Masahiro
    2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 226 - +
  • [27] A 512Gb 3-bit/Cell 3D Flash Memory on 128-Wordline-Layer with 132MB/s Write Performance Featuring Circuit-Under-Array Technology
    Siau, Chang
    Kim, Kwang-Ho
    Lee, Seungpil
    Isobe, Katsuaki
    Shibata, Noboru
    Verma, Kapil
    Ariki, Takuya
    Li, Jason
    Yuh, Jong
    Amarnath, Anirudh
    Qui Nguyen
    Kwon, Ohwon
    Jeong, Stanley
    Li, Heguang
    Hsu, Hua-Ling
    Tseng, Tai-yuan
    Choi, Steve
    Darne, Siddhesh
    Anantula, Pradeep
    Yap, Alex
    Chibvongodze, Hardwell
    Miwa, Hitoshi
    Yamashita, Minoru
    Watanabe, Mitsuyuki
    Hayashi, Koichiro
    Kato, Yosuke
    Miwa, Toru
    Kang, Jang Yong
    Okumura, Masatoshi
    Ookuma, Naoki
    Balaga, Muralikrishna
    Ramachandra, Venky
    Matsuda, Aki
    Kulkani, Swaroop
    Rachineni, Raghavendra
    Manjunath, Pai K.
    Takehara, Masahito
    Pai, Anil
    Rajendra, Srinivas
    Hisada, Toshiki
    Fukuda, Ryo
    Tokiwa, Naoya
    Kawaguchi, Kazuaki
    Yamaoka, Masashi
    Komai, Hiromitsu
    Minamoto, Takatoshi
    Unno, Masaki
    Ozawa, Susumu
    Nakamura, Hiroshi
    Hishida, Tomoo
    2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 218 - +