IMBEDDED SYSTEM CLOCKING FOR LOGIC CIRCUITS.

被引:0
|
作者
Cole, T.A.
Griffin, W.R.
Heller, L.G.
Kilmoyer, R.D.
机构
来源
IBM technical disclosure bulletin | 1984年 / 27卷 / 1 B期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:809 / 811
相关论文
共 50 条
  • [21] TEST GENERATION SYSTEM FOR DIGITAL CIRCUITS.
    Tomita, Kyouji
    Funatsu, Shigehiro
    Wakatsuki, Nobuo
    Yamada, Akihiko
    NEC Research and Development, 1978, (49): : 16 - 24
  • [22] CHOOSING THE CORRECT FLAT CABLE FOR HIGH SPEED LOGIC CIRCUITS.
    Sullwold, Stanley
    Computer Design, 1975, 14 (12): : 97 - 99
  • [23] USE OF MEMORIES AND PROGRAMMABLE LOGIC ARRAYS FOR ASYNCHRONOUS SEQUENTIAL CIRCUITS.
    Ditzinger, A.
    Lipp, H.M.
    IEE Journal on Computers and Digital Techniques, 1979, 2 (05): : 213 - 220
  • [24] Measurements of Parameters which Describe Basic Integrated Logic Circuits.
    Bialko, Michal
    Spiralski, Ludwik
    Skibinski, Krzysztof
    Rozprawy Elektrotechniczne, 1972, 18 (03): : 469 - 482
  • [25] THEORETICAL AND EXPERIMENTAL ANALYSIS OF A-Si:H LOGIC CIRCUITS.
    Leroux, T.
    Truche, R.
    Chenevas-Paule, A.
    Electron device letters, 1985, EDL-6 (11): : 604 - 605
  • [26] SURVEY OF ANALYSIS, SIMULATION AND MODELING FOR LARGE SCALE LOGIC CIRCUITS.
    Ruehli, Albert E.
    Proceedings - Design Automation Conference, 1981, : 124 - 129
  • [27] DESIGN METHOD FOR NEAR-OPTIMAL NOR LOGIC CIRCUITS.
    Pessen, D.
    Fluidics Quarterly, 1977, 9 (02): : 1 - 22
  • [28] Design and implementation of stochastic neurosystem using SFQ logic circuits.
    Kondo, T
    Kobori, M
    Onomi, T
    Nakajima, K
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2005, 15 (02) : 320 - 323
  • [30] A clocking scheme for lowering peak-current in dynamic logic circuits
    Matsubara, H
    Watanabe, T
    Nakamura, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (11) : 1733 - 1738