SMARTS: Exploiting temporal locality and parallelism through vertical execution

被引:0
|
作者
Vajracharya, Suvas [1 ]
Karmesin, Steve [1 ]
Beckman, Peter [1 ]
Crotinger, James [1 ]
Malony, Allen [1 ]
Shende, Sameer [1 ]
Oldehoeft, Rod [1 ]
Smith, Stephen [1 ]
机构
[1] Los Alamos Natl Lab, Los Alamos, United States
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:302 / 310
相关论文
共 50 条
  • [41] GreedyDual* Web caching algorithm: exploiting the two sources of temporal locality in Web request streams
    Jin, S
    Bestavros, A
    COMPUTER COMMUNICATIONS, 2001, 24 (02) : 174 - 183
  • [42] Exploiting spatial and temporal locality of accesses: A new hardware-based monitoring approach for DSM systems
    Hockauf, R
    Karl, W
    Leberecht, M
    Oberhuber, M
    Wagner, M
    EURO-PAR '98 PARALLEL PROCESSING, 1998, 1470 : 206 - 215
  • [43] Lazy Checkpointing : Exploiting Temporal Locality in Failures to Mitigate Checkpointing Overheads on Extreme-Scale Systems
    Tiwari, Devesh
    Gupta, Saurabh
    Vazhkudai, Sudharshan S.
    2014 44TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS (DSN), 2014, : 25 - 36
  • [44] Memory Allocation Exploiting Temporal Locality for Reducing Data-Transfer Bottlenecks in Heterogeneous Multicore Processors
    Waidyasooriya, Hasitha Muthumala
    Ohbayashi, Yosuke
    Hariyama, Masanori
    Kameyama, Michitaka
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2011, 21 (10) : 1453 - 1466
  • [45] Exploiting Locality in Single Assignment Data Structures Updated Through Split-Phase Transactions
    José Nelson Amaral
    Wen-Yen Lin
    Jean-Luc Gaudiot
    Guang R. Gao
    Cluster Computing, 2001, 4 (4) : 281 - 293
  • [46] Improving Performance of Simple Cores by Exploiting Loop-Level Parallelism through Value Prediction and Reconfiguration
    Suri, Tameesh
    Aggarwal, Aneesh
    CF'09: CONFERENCE ON COMPUTING FRONTIERS & WORKSHOPS, 2009, : 151 - 160
  • [47] Improving Update-Intensive Workloads on Flash Disks through Exploiting Multi-Chip Parallelism
    He, Bingsheng
    Yu, Jeffrey Xu
    Zhou, Amelie Chi
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2015, 26 (01) : 152 - 162
  • [48] Performance evaluation of Word2vec accelerators exploiting spatial and temporal parallelism on DDR/HBM-based FPGAs
    Waidyasooriya, Hasitha Muthumala
    Hariyama, Masanori
    JOURNAL OF SUPERCOMPUTING, 2024, 80 (12): : 17192 - 17211
  • [49] Crosstalk optimization for through-silicon vias by exploiting temporal signal misalignment
    Bamberg, Lennart
    Joseph, Jan Moritz
    Pionteck, Thilo
    Garcia-Ortiz, Alberto
    INTEGRATION-THE VLSI JOURNAL, 2019, 67 : 60 - 72
  • [50] A novel renaming scheme to exploit value temporal locality through physical register reuse and unification
    Jourdan, S
    Ronen, R
    Bekerman, M
    Shomar, B
    Yoaz, A
    31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 1998, : 216 - 225