共 50 条
- [42] High-Speed J-Delayed & K-Dimensional LFSR Architecture in VLSI 2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 433 - 436
- [43] Gridifying IBM's generic log adapter to speed-up the processing of log data CISIS 2007: FIRST INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS, PROCEEDINGS, 2007, : 257 - 262
- [44] Super-linear speed-up of a parallel multigrid Navier-Stokes solver on Flosolver CURRENT SCIENCE, 2005, 88 (04): : 589 - 593
- [46] Parallel K-Dimensional Tree Classification Based on Semi-Matroid Structure for Remote Sensing Applications SATELLITE DATA COMPRESSION, COMMUNICATIONS, AND PROCESSING VI, 2010, 7810
- [49] Vertex removal in two-dimensional Delaunay triangulation: Speed-up by low degrees optimization COMPUTATIONAL GEOMETRY-THEORY AND APPLICATIONS, 2011, 44 (03): : 169 - 177
- [50] Parallel SIMD - A Policy Based Solution for Free Speed-Up using C plus plus Data-Parallel Types PROCEEDINGS OF SIXTH INTERNATIONAL IEEE WORKSHOP ON EXTREME SCALE PROGRAMMING MODELS AND MIDDLEWARE (ESPM2 2021), 2021, : 20 - 29