Atlantic: A high-performance datapath interface for SOPC designs

被引：0
|
作者：
Cottrell, Robert
机构：
来源：
Electronic Engineering (London) | 2002年 / 74卷 / 908期
关键词：
Asynchronous transfer mode - Data transfer - Digital signal processing - Interfaces (computer) - Network protocols;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Atlantic, an interface for the transfer of data between Internet protocol (IP) cores in a system on programmable chip (SOPC) solution was described. Atlantic supported streams of data and also data in blocks, cells and packets. A unidirectional, point to point interface was found to be suitable for a wide range of cores, including digital signal processing (DSP) and telecommunications functions.
引用
收藏
页码：73 / 78
相关论文
共 50 条
  • [41] A high-performance brain-computer interface
    Santhanam, Gopal
    Ryu, Stephen I.
    Yu, Byron M.
    Afshar, Afsheen
    Shenoy, Krishna V.
    NATURE, 2006, 442 (7099) : 195 - 198
  • [42] A methodology for high-performance operating interface design
    Lo, Chi-Hung
    Ko, Ya-Chuan
    Hsiao, Shih-Wen
    CONCURRENT ENGINEERING-RESEARCH AND APPLICATIONS, 2015, 23 (02): : 110 - 123
  • [43] Design and evaluation of a high-performance haptic interface
    Ellis, R.E.
    Ismaeil, O.M.
    Lipsett, M.G.
    Robotica, 1996, 14 (pt 3): : 321 - 327
  • [44] PADE: A High-Performance Placer with Automatic Datapath Extraction and Evaluation through High-Dimensional Data Learning
    Ward, Samuel
    Ding, Duo
    Pan, David Z.
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 756 - 761
  • [45] Designs of high-performance multicast scheduling mechanisms in WDM networks
    Ho-Ting Wu
    Kai-Wei Ke
    Pohsin Hung
    Photonic Network Communications, 2010, 19 : 121 - 133
  • [46] RADIATION HARDENED HIGH-PERFORMANCE CMOS VLSI CIRCUIT DESIGNS
    HATANO, H
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1992, 139 (03): : 287 - 294
  • [47] Comparative study of high-performance GPS receiving antenna designs
    Univ of Utah, Salt Lake City, United States
    IEEE Trans Antennas Propag, 4 (698-706):
  • [48] High-performance designs for linear algebra operations on reconfigurable hardware
    Zhuo, Ling
    Prasanna, Viktor K.
    IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (08) : 1057 - 1071
  • [49] Efficient Aspect Verification and Debugging of High-Performance Microprocessor Designs
    Joseph, Arun
    Jacob, Pretty Mariam
    Klein, Matthias
    Roesner, Wolfgang
    IEEE DESIGN & TEST, 2024, 41 (03) : 36 - 46
  • [50] Shift Power Reduction in High-Performance Clock Network Designs
    Bhesaniya, Kamlesh Kishorbhai
    Cherukur, Omar Sharif
    Kandula, Lakshmi
    Chevuri, Ravishankar
    Sreenivasa, Pradeep
    Padmanabhan, Anoop
    2024 IEEE 8TH INTERNATIONAL TEST CONFERENCE INDIA, ITC INDIA 2024, 2024, : 1 - 6
12345