Polarity-dependent tunneling current and oxide breakdown in dual-gate CMOSFET's

被引：0
|
作者：
Yale Univ, New Haven, United States [1 ]
机构：
来源：
IEEE Electron Device Lett | / 10卷 / 391-393期
关键词：
Number:; -; Acronym:; SRC; Sponsor: Semiconductor Research Corporation;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] BIAS POLARITY-DEPENDENT CHANGES IN VIBRATIONAL-MODE ENERGY IN INELASTIC ELECTRON-TUNNELING SPECTROSCOPY
    REYNOLDS, S
    PEASGOOD, A
    OXLEY, DP
    PRITCHARD, RG
    WALMSLEY, DG
    TOMLIN, JL
    TURNER, RJ
    JOURNAL OF PHYSICS C-SOLID STATE PHYSICS, 1987, 20 (27): : 4297 - 4306
  • [42] Single-electron tunneling in highly doped silicon nanowires in a dual-gate configuration
    Tilke, A
    Blick, RH
    Lorenz, H
    Kotthaus, JP
    JOURNAL OF APPLIED PHYSICS, 2001, 89 (12) : 8159 - 8162
  • [43] On the tunneling component of charge pumping current in ultrathin gate oxide MOSFET's
    Masson, P
    Autran, JL
    Brini, J
    IEEE ELECTRON DEVICE LETTERS, 1999, 20 (02) : 92 - 94
  • [44] Dual-gate FET mixer design and fabrication for MMIC's
    Sun, XW
    Cheng, ZQ
    Xia, GQ
    ICMMT'98: 1998 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 1998, : 230 - 233
  • [45] DUAL-GATE MOSFET'S FOR UHF AND VHF APPLICATIONS.
    Houthoff, J.
    Uittenbogaard, T.H.
    Electronic technology London, 1983, 17 (08): : 146 - 149
  • [46] More physical understanding of current characteristics of tunneling field-effect transistor leveraged by gate positions and properties through dual-gate and gate-all-around structuring
    Md. Hasan Raza Ansari
    Seongjae Cho
    Byung-Gook Park
    Applied Physics A, 2020, 126
  • [47] More physical understanding of current characteristics of tunneling field-effect transistor leveraged by gate positions and properties through dual-gate and gate-all-around structuring
    Ansari, Md Hasan Raza
    Cho, Seongjae
    Park, Byung-Gook
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (11):
  • [48] Rigorous analytic solution for the drain current of undoped symmetric dual-gate MOSFETs
    Ortiz-Conde, A
    Sánchez, FJG
    Muci, J
    SOLID-STATE ELECTRONICS, 2005, 49 (04) : 640 - 647
  • [49] 10 GBIT-S AND GATE USING DUAL-GATE GAAS-MESFET
    TELL, R
    ANDERSSON, T
    ENG, ST
    ELECTRONICS LETTERS, 1981, 17 (05) : 201 - 202
  • [50] Flexible Dual-Gate Oxide TFTs Gated by Chitosan Film on Paper Substrates
    Dou, Wei
    Zhu, Liqiang
    Jiang, Jie
    Wan, Qing
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) : 259 - 261
12345