Simulation of the processor array with reconfigurable bus system on the PRAM

被引：0
|
作者：
Natl Taiwan Normal Univ, Taipei, Taiwan [1 ]
机构：
来源：
J Chin Inst Eng Trans Chin Inst Eng Ser A | / 5卷 / 615-622期
关键词：
This work was supported in part by National Science Council ofthe Republic ofChina under Contract NSC 84-25ll-S-003-089;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
17
引用
收藏
相关论文
共 50 条
  • [41] The architecture of a highly reconfigurable RISC dataflow array processor
    Sait, SM
    Farooqui, AA
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 83 (04) : 493 - 518
  • [42] Reconfigurable Work Farms on a Massively Parallel Processor Array
    Butts, Michael
    Budlong, Brad
    Wasson, Paul
    White, Ed
    PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 206 - 215
  • [43] Field programmable processor array: Reconfigurable computing for space
    Donohoe, Gregory W.
    Buehler, David M.
    Hass, K. Joseph
    Walker, William
    2007 IEEE AEROSPACE CONFERENCE, VOLS 1-9, 2007, : 2470 - 2475
  • [44] Constant Time Boolean Matrix Multiplication on a Linear Array with a Reconfigurable Pipelined Bus System
    Keqin Li
    The Journal of Supercomputing, 1997, 11 : 391 - 403
  • [45] Constant time fault tolerant algorithms for a linear array with a reconfigurable pipelined bus system
    Bourgeois, AG
    Pan, Y
    Prasad, SK
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2005, 65 (03) : 374 - 381
  • [46] A compiler for a dynamically reconfigurable processor with cell array structures
    Hatano, F
    Morishita, T
    Komoku, K
    Teramoto, I
    RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS II, 2000, 4212 : 96 - 103
  • [47] Efficient Graph-Theoretic Algorithms on a Linear Array with a Reconfigurable Pipelined Bus System
    Amitava Datta
    The Journal of Supercomputing, 2002, 23 : 193 - 211
  • [48] Constant time Boolean matrix multiplication on a linear array with a reconfigurable pipelined bus system
    Li, KQ
    JOURNAL OF SUPERCOMPUTING, 1997, 11 (04): : 391 - 403
  • [49] Efficient graph-theoretic algorithms on a linear array with a reconfigurable pipelined bus system
    Datta, A
    JOURNAL OF SUPERCOMPUTING, 2002, 23 (02): : 193 - 211
  • [50] ARRAY PROCESSOR AS AN INTELLIGENT SIMULATION CO-PROCESSOR.
    Alexander, Peter
    Proceedings of the Summer Computer Simulation Conference, 1980, : 963 - 967
12345