共 50 条
- [2] SPECIFICATION AND SYNTHESIS OF COMMUNICATING FINITE-STATE MACHINES IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1993, 22 : 91 - 102
- [3] Specification, Verification, and Synthesis using Extended State Machines with Callbacks 2016 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), 2016, : 95 - 104
- [4] Formal Verification of Generalised State Machines PCI 2008: 12TH PAN-HELLENIC CONFERENCE ON INFORMATICS, PROCEEDINGS, 2008, : 227 - 231
- [5] Specification and Synthesis of Parallel Hierarchical Finite State Machines for Control Applications ASCC: 2009 7TH ASIAN CONTROL CONFERENCE, VOLS 1-3, 2009, : 1085 - 1090
- [6] Automated formal verification of scheduling process using finite state machines with datapath (FSMD) ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 110 - 115
- [7] Verification of Timed Finite State Machines 2015 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2015,
- [8] A formal requirements engineering method for specification, synthesis, and verification 8TH CONFERENCE ON SOFTWARE ENGINEERING ENVIRONMENTS - PROCEEDINGS, 1997, : 131 - 144
- [9] Formal verification of globally-iterated and locally-non-iterated finite state machines 42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 202 - 205