BOUNDS ON ALGORITHM-BASED FAULT TOLERANCE IN MULTIPLE PROCESSOR SYSTEMS.

被引：38
|
作者：
Banerjee, Prithviraj [1 ]
Abraham, Jacob A. [1 ]
机构：
[1] Univ of Illinois, Urbana, IL, USA, Univ of Illinois, Urbana, IL, USA
来源：
IEEE Transactions on Computers | 1986年 / C-35卷 / 04期
关键词：
COMPUTER PROGRAMMING - Algorithms - MATHEMATICAL PROGRAMMING; LINEAR - MATHEMATICAL TECHNIQUES - Graph Theory;
D O I：
10.1109/TC.1986.1676762
中图分类号：
学科分类号：
摘要：
The authors present a graph-theoretic model for determining upper and lower bounds on the number of checks needed for achieving concurrent fault detection and location. The objective is to estimate the overhead in time and the number of processors required for such a scheme. Faults in processors, errors in the data, and checks on the data to detect and locate errors are represented as a tripartite graph. Bounds on the time and processor overhead are obtained by considering a series of subproblems. First, using some crude concepts for t-fault detection and t-fault location, bounds on the maximum size of the error patterns that can arise from such fault patterns are obtained. Using these results, bounds are derived on the number of checks required for error detection and location. Some numerical results are derived from a linear programming formulation.
引用
收藏
页码：296 / 306
相关论文
共 50 条
  • [41] Generalized Algorithm-Based Fault Tolerance: Error correction via Kalman estimation
    Redinbo, GR
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (06) : 639 - 655
  • [42] Numerical Defect Correction as an Algorithm-Based Fault Tolerance Technique for Iterative Solvers
    Oboril, Fabian
    Tahoori, Mehdi B.
    Heuveline, Vincent
    Lukarski, Dimitar
    Weiss, Jan-Philipp
    2011 IEEE 17TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), 2011, : 144 - 153
  • [43] Experimental Evaluation of GPUs Radiation Sensitivity and Algorithm-Based Fault Tolerance Efficiency
    Rech, P.
    Carro, L.
    PROCEEDINGS OF THE 2013 IEEE 19TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2013, : 244 - 247
  • [44] Rethinking Algorithm-Based Fault Tolerance with a Cooperative Software-Hardware Approach
    Li, Dong
    Chen, Zizhong
    Wu, Panruo
    Vetter, Jeffrey S.
    2013 INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC), 2013,
  • [45] Towards Reliable AI Applications via Algorithm-Based Fault Tolerance on NVDLA
    Sanic, Mustafa Tarik
    Guo, Cong
    Leng, Jingwen
    Guo, Minyi
    Ma, Weiyin
    2022 18TH INTERNATIONAL CONFERENCE ON MOBILITY, SENSING AND NETWORKING, MSN, 2022, : 736 - 743
  • [46] DESIGN MOTIVATIONS FOR MULTIPLE PROCESSOR MICROCOMPUTER SYSTEMS.
    Adams, George
    Rolander, Thomas
    1978, 17 (03): : 81 - 89
  • [47] Algorithm-based fault-tolerant triangular matrix decomposition and its implementation on processor arrays
    Vyzhikovsky, R.
    Kanevsky, Yu.S.
    Maslennikova, N.N.
    Maslennikov, O.V.
    Engineering Simulation, 1998, 15 (06): : 799 - 814
  • [48] SYNTHESIS OF ALGORITHM-BASED FAULT-TOLERANT SYSTEMS FOR DEPENDENCE GRAPHS
    VINNAKOTA, B
    JHA, NK
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (08) : 864 - 874
  • [49] Algorithm-based fault location and recovery for matrix computations on multiprocessor systems
    RoyChowdhury, A
    Banerjee, P
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (11) : 1239 - 1247
  • [50] Reduced-precision Algorithm-based Fault Tolerance for FPGA-implemented Accelerators
    Davis, James J.
    Cheung, Peter Y. K.
    APPLIED RECONFIGURABLE COMPUTING, ARC 2016, 2016, : 361 - 368
12345