LOW COST MULTI-CHIP PACKAGE.

被引：0
|
作者：
Hubacher, E.M.
机构：
来源：
IBM technical disclosure bulletin | 1984年 / 27卷 / 4 B期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2348 / 2351
相关论文
共 50 条
  • [41] CHIP-SIZE PLASTIC ENCAPSULATION ON TAPE CARRIER PACKAGE.
    Fujita, Kazuya
    Onishi, Tetsuya
    Wakamoto, Setsunobu
    Maeda, Takamichi
    Hayakawa, Masao
    International Journal of Microcircuits and Electronic Packaging, 1985, 8 (02): : 9 - 15
  • [42] An automatic channel test scheme for multi-chip stacked package with inductively coupled interconnection
    Cui, Yang
    Yang, Zhuo
    Xiong, Jie
    Cai, Wenwen
    Gao, Hao
    Zou, Wei
    Zhang, Li
    IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS, EDAPS 2023, 2023,
  • [43] Warpage Tuning Study for Multi-chip Last Fan Out Wafer Level Package
    Li, Hung-Yuan
    Chen, Allen
    Peng, Sam
    Pan, George
    Chen, Stephen
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1384 - 1391
  • [44] 2.5D MCM (Multi-chip Module) Technology Development for Advanced Package
    Yip, Laurene
    Tsai, James
    Lin, Rosa
    Hsu, Ian
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 778 - 782
  • [45] SCHEDULING A MULTI-CHIP PACKAGE ASSEMBLY LINE WITH REENTRANT PROCESSES AND UNRELATED PARALLEL MACHINES
    Lee, Sang-Jin
    Lee, Tae-Eog
    2008 WINTER SIMULATION CONFERENCE, VOLS 1-5, 2008, : 2286 - 2291
  • [46] PowerPC multi-chip packages
    不详
    AMERICAN CERAMIC SOCIETY BULLETIN, 2003, 82 (03): : 19 - 19
  • [47] NEW MULTI-CHIP VARISTOR
    NAUMANN, HK
    WESTERN ELECTRIC ENGINEER, 1971, 15 (01): : 41 - &
  • [48] MULTI-CHIP MODULE TECHNOLOGY
    RINNE, RA
    BARBOUR, DR
    ELECTROCOMPONENT SCIENCE AND TECHNOLOGY, 1982, 10 (01): : 31 - 49
  • [49] MULTI-CHIP COUPLING THERMAL RESISTANCE TOPOLOGICAL NETWORK MODEL AND CHIP JUNCTION TEMPERATURE PREDICTION OF SYSTEM IN PACKAGE
    Wang, Wenrui
    Jia, Zijian
    Zhang, Jiaming
    Li, Hanlin
    HEAT TRANSFER RESEARCH, 2023, 54 (01) : 57 - 75
  • [50] Energy Efficient Parallel K-Means Clustering for an Intel® Hybrid Multi-Chip Package
    Souza, Matheus A.
    Maciel, Lucas A.
    Penna, Pedro Henrique
    Freitas, Henrique C.
    2018 30TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2018), 2018, : 372 - 379
12345