Discrete formalization of switch-level circuit behavior

被引：0
|
作者：
Univ of Surrey, Surrey, United Kingdom [1 ]
机构：
来源：
Integr VLSI J | / 2卷 / 161-192期
关键词：
Number:; -; Acronym:; EC; Sponsor: European Commission;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A discrete formalization of switch-level circuit behavior
    Korver, WHFJ
    INTEGRATION-THE VLSI JOURNAL, 1996, 20 (02) : 161 - 192
  • [2] SWITCH-LEVEL TECHNIQUES
    SHEN, JP
    IEEE DESIGN & TEST OF COMPUTERS, 1987, 4 (04): : 15 - 16
  • [3] Shared memory implementation of a parallel switch-level circuit simulator
    Chen, YA
    Bagrodia, R
    TWELFTH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION - PADS'98, PROCEEDINGS, 1998, : 134 - 141
  • [4] CMOS circuit verification with symbolic switch-level timing simulation
    McDonald, CB
    Bryant, RE
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (03) : 458 - 474
  • [5] A multidimensional study on the feasibility of parallel switch-level circuit simulation
    Chen, YA
    Jha, V
    Bagrodia, R
    11TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION, PROCEEDINGS, 1997, : 46 - 54
  • [6] Switch-level emulation
    Ejlali, A
    Miremadi, SG
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 644 - 649
  • [7] A SURVEY OF SWITCH-LEVEL ALGORITHMS
    BRYANT, RE
    IEEE DESIGN & TEST OF COMPUTERS, 1987, 4 (04): : 26 - &
  • [8] SWITCH-LEVEL VHDL DESCRIPTIONS
    STANCULESCU, AG
    TSAY, AS
    ZAMFIRESCU, AND
    PERRY, DL
    1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 180 - 183
  • [9] INCREMENTAL SWITCH-LEVEL ANALYSIS
    BEATTY, DL
    BRYANT, RE
    IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (06): : 33 - 42
  • [10] AN INTRODUCTION TO SWITCH-LEVEL MODELING
    HAYES, JP
    IEEE DESIGN & TEST OF COMPUTERS, 1987, 4 (04): : 18 - 25
12345