SOI CMOS technology for RF system-on-chip applications

被引：0
|
作者：
机构：
[1] Yue, Jerry
[2] Kriz, Jeff
来源：
Yue, J. | 1600年 / Horizon House卷 / 45期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [11] Is High Resistivity SOI wafer the substrate solution for RF System-on-Chip?
    Raskin, Jean-Pierre
    2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
  • [12] A fully integrated SOI RF MEMS technology for system-on-a-chip applications
    Guan, LP
    Sin, JKO
    Liu, HT
    Xiong, ZB
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (01) : 167 - 172
  • [13] Extremely Thin SOI (ETSOI) CMOS with Record Low Variability for Low Power System-on-Chip Applications
    Cheng, K.
    Khakifirooz, A.
    Kulkarni, P.
    Ponoth, S.
    Kuss, J.
    Shahrjerdi, D.
    Edge, L. F.
    Kimball, A.
    Kanakasabapathy, S.
    Xiu, K.
    Schmitz, S.
    Reznicek, A.
    Adam, T.
    He, H.
    Loubet, N.
    Holmes, S.
    Mehta, S.
    Yang, D.
    Upham, A.
    Seo, S. -C.
    Herman, J. L.
    Johnson, R.
    Zhu, Y.
    Jamison, P.
    Haran, B. S.
    Zhu, Z.
    Vanamurth, L. H.
    Fan, S.
    Horak, D.
    Bu, H.
    Oldiges, P. J.
    Sadana, D. K.
    Kozlowski, P.
    McHerron, D.
    O'Neill, J.
    Doris, B.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 43 - +
  • [14] System-on-chip considerations for CMOS fluidic and biointerface applications
    Datta-Chaudhuri, Timir
    Abshire, Pamela
    Smela, Elisabeth
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2009 - 2012
  • [15] 3D SOI elements for System-on-Chip applications
    Kogut, I. T.
    Druzhinin, A. A.
    Holota, V. I.
    NANOSCALED SEMICONDUCTOR-ON-INSULATOR MATERIALS, SENSORS AND DEVICES, 2011, 276 : 137 - +
  • [16] Programmable RF System for RF System-on-Chip
    Ryu, Jee-Youl
    Kim, Sung-Woo
    Lee, Dong-Hyun
    Park, Seung-Hun
    Lee, Jung-Hoon
    Ha, Deock-Ho
    Kim, Seung-Un
    COMMUNICATION AND NETWORKING, PT II, 2010, 120 : 316 - 320
  • [17] High Resistivity SOI wafer for mainstream RF System-on-Chip Invited paper
    Raskin, Jean-Pierre
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [18] Hybrid Localized SOI/Bulk technology for Low Power System-on-Chip
    Huguenin, J. -L.
    Monfray, S.
    Bidal, G.
    Denorme, S.
    Perreau, P.
    Barnola, S.
    Samson, M. -P.
    Arvet, C.
    Benotmane, K.
    Loubet, N.
    Liu, Q.
    Campidelli, Y.
    Leverd, F.
    Abbate, F.
    Clement, L.
    Borowiak, C.
    Cros, A.
    Bajolet, A.
    Handler, S.
    Marin-Cudraz, D.
    Benoist, T.
    Galy, P.
    Fenouillet-Beranger, C.
    Faynot, O.
    Ghibaudo, G.
    Boeuf, F.
    Skotnicki, T.
    2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 59 - +
  • [19] Compensation System for RF System-on-Chip
    Kim, Sung-Woo
    Ryu, Jee-Youl
    Lim, Jae-Hwan
    Park, Seung-Hun
    Lee, Jung-Hoon
    Yoon, Min
    FUTURE INFORMATION TECHNOLOGY, PT 1, 2011, 184 : 293 - +
  • [20] Partially depleted CMOS SOI technology for low power RF applications
    Tinella, C.
    Gianesello, F.
    Gloria, D.
    Raynaud, C.
    Delatte, P.
    Engelstein, A.
    Fournier, J. M.
    Benech, Ph.
    Jomaah, J.
    GAAS 2005: 13TH EUROPEAN GALLIUM ARSENIDE AND OTHER COMPOUND SEMICONDUCTORS APPLICATION SYMPOSIUM, CONFERENCE PROCEEDINGS, 2005, : 101 - 104
12345