Fault-tolerant analogue switches

被引：0
|
作者：
Maxim Integrated Products, Sunnyvale, United States [1 ]
机构：
来源：
Electron Eng London | / 872卷 / 03期
关键词：
Electric power supplies to apparatus - Fault tolerant computer systems - Linear integrated circuits - Overvoltage protection;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A new family of analogue-switch ICs provides, what is claimed as, a new solution to an old problem, that of protecting the switch and associated circuitry from overvoltage at the signal and supply-voltage terminals. Overvoltage can occur during power-up and power-down, and in systems for which the signal voltages are independent of the supply voltages. The new approach employs on-chip circuitry that senses a fault condition and then turns the switch off, preventing the fault from propagating through the switch to disrupt other circuitry.
引用
收藏
相关论文
共 50 条
  • [1] AN EFFICIENT ARCHITECTURE FOR FAULT-TOLERANT ATM SWITCHES
    PADMANABHAN, K
    IEEE-ACM TRANSACTIONS ON NETWORKING, 1995, 3 (05) : 527 - 537
  • [2] Fault-Tolerant Multicasting in MIN's for ATM Switches
    Kim, Jinsoo
    Park, Jaehyung
    Yoon, Hyunsoo
    Cho, Jung Wan
    IEEE COMMUNICATIONS LETTERS, 1998, 2 (12) : 331 - 333
  • [3] Fault-tolerant A/D converter using analogue voting
    Askari, S.
    Nourani, M.
    Namazi, A.
    IET CIRCUITS DEVICES & SYSTEMS, 2011, 5 (06) : 462 - 470
  • [4] Fault-Tolerant Architecture and Deflection Routing for Degradable NoC Switches
    Kohler, Adan
    Radetzki, Martin
    2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 22 - 31
  • [5] Fault-tolerant TMR and DMR circuits with latchup protection switches
    Petrovic, V.
    Schoof, G.
    Stamenkovic, Z.
    MICROELECTRONICS RELIABILITY, 2014, 54 (08) : 1613 - 1626
  • [6] Fault-tolerant architecture and deflection routing for degradable NoC switches
    Institut für Technische Informatik, Universität Stuttgart, Stuttgart, Germany
    Proc. ACM/IEEE Int. Symp. Netw.-on-Chip, NoCS, 1600, (22-31):
  • [7] Fault-Tolerant Inverter Operation Based on Si/SiC Hybrid Switches
    Peng, Zishun
    Wang, Jun
    Liu, Zeng
    Dai, Yuxing
    Zeng, Guoqiang
    Shen, Z. John
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2020, 8 (01) : 545 - 556
  • [8] FAULT-TOLERANT ARRAY PROCESSORS USING SINGLE-TRACK SWITCHES
    KUNG, SY
    JEAN, SN
    CHANG, CW
    IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (04) : 501 - 514
  • [9] Fault-tolerant design of Batcher-banyan class ATM switches
    Liao, RFR
    LeonGarcia, A
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 1996, 9 (02) : 81 - 96
  • [10] A Route Assignment Algorithm for Fault-tolerant Clos Networks in Optical Switches
    Wang, Lingkang
    Ye, Tong
    Lee, Tony T.
    2018 10TH INTERNATIONAL CONFERENCE ON ADVANCED INFOCOMM TECHNOLOGY (ICAIT), 2018, : 147 - 151
12345