Realization of 3-D adaptive separable-denominator state-space filters suitable for parallel processing

被引：0

作者：

Muneyasu, Mitsuji ^{[1
]}

Ishizaki, Naoya ^{[1
]}

Hinamoto, Takao ^{[1
]}

机构：

[1] Hiroshima Univ, Higashi-Hiroshima, Japan

来源：

Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi) | 1996年 / 79卷 / 10期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：67 / 78

共 50 条

[41] Input balanced state-space realization based adaptive recursive filters
Zhou, J
Li, G
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 420 - 423
[42] CASCADE PARALLEL REALIZATION OF 2-D SEPARABLE-DENOMINATOR TRANSFER-FUNCTIONS USING A VARIANT PARTIAL-FRACTION EXPANSION
GUO, TY
HWANG, C
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (01): : 144 - 149
[43] REALIZATION OF 2-D STATE-SPACE FILTERS WITH FEWER MULTIPLIERS
MISRA, P
SHAW, AK
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (02): : 252 - 256
[44] Minimization of l2-sensitivity for 2-D separable-denominator state-space digital filters subject to l2-scaling constraints using a Lagrange function and a bisection method
Hinamoto, Takao
Shibata, Yukihiro
Nakamoto, Masayoshi
ICINCO 2007: PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS, VOL SPSMC: SIGNAL PROCESSING, SYSTEMS MODELING AND CONTROL, 2007, : 190 - 195
[45] Roundoff Noise Minimization for 2-D Separable-Denominator Digital Filters Using Jointly Optimal High-Order Error Feedback and Realization
Hinamoto, Takao
Doi, Akimitsu
Lu, Wu-Sheng
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2537 - 2540
[46] l2-Sensitivity Analysis and Minimization for Generalized Direct-Form II Realization of 2-D Separable-Denominator Digital Filters
Hinamoto, Takao
Doi, Akimitsu
Lu, Wu-Sheng
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[47] Modular systolic array implementation for separable denominator 2-D block state-space digital filters based on reduced-dimensional decomposition
Tsunekawa, Y
Miura, M
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2000, 83 (02): : 55 - 66
[48] State-Space Realization of Adaptive IIR Notch Digital Filters with Unbiased Parameter-Estimation
Hinamoto, Yoichi
Nishimura, Shotaro
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2024, E107A (11) : 1650 - 1657
[49] Systolic array implementation for separable denominator two-dimensional state-space digital filters based on the reduced-dimensional decomposition
Tsunekawa, Y
Miura, M
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 1997, 80 (01): : 69 - 79
[50] Minimal circuit and state space realization of generalized 3-D lattice-ladder discrete filters
Antoniou, George E.
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2025 - 2028

← 1 2 3 4 5 →