Memory interfacing and instruction specification for reconfigurable processors

被引：0
|
作者：
Jacob, Jeffrey A. [1 ]
Chow, Paul [1 ]
机构：
[1] Univ of Toronto, Toronto, Ont, Canada
来源：
ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：145 / 154
相关论文
共 50 条
  • [21] Adaptive interfacing with reconfigurable computers
    Bergmann, NW
    Dawood, AS
    PROCEEDINGS OF THE 6TH AUSTRALASIAN COMPUTER SYSTEMS ARCHITECTURE CONFERENCE, ACSAC 2001, 2001, 23 (04): : 11 - 18
  • [22] Parallel Memory Architecture for Application-Specific Instruction-Set Processors
    Pitkanen, Teemu
    Tanskanen, Jarno K.
    Makinen, Risto
    Takala, Jarmo
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (01): : 21 - 32
  • [23] Class-based decompressor design for compressed instruction memory in embedded processors
    Weiss, S
    Beren, S
    IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (11) : 1495 - 1500
  • [24] Parallel Memory Architecture for Application-Specific Instruction-Set Processors
    Teemu Pitkänen
    Jarno K. Tanskanen
    Risto Mäkinen
    Jarmo Takala
    Journal of Signal Processing Systems, 2009, 57 : 21 - 32
  • [25] Instruction scheduling for instruction level parallel processors
    Faraboschi, P
    Fisher, JA
    Young, C
    PROCEEDINGS OF THE IEEE, 2001, 89 (11) : 1638 - 1659
  • [26] On the Feasibility and Limitations of Just-in-Time Instruction Set Extension for FPGA-Based Reconfigurable Processors
    Grad, Mariusz
    Plessl, Christian
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2012, 2012
  • [27] Reconfigurable embedded media processors
    Panchanathan, S
    CONFERENCE PROCEEDINGS OF THE 2001 IEEE INTERNATIONAL PERFORMANCE, COMPUTING, AND COMMUNICATIONS CONFERENCE, 2001, : 293 - 298
  • [28] Design and Evaluation of a Four-Port Data Cache for High Instruction Level Parallelism Reconfigurable Processors
    Lee, Kiyeon
    Chung, Moo-Kyoung
    Ryu, Soojung
    Cho, Yeon-Gon
    Cho, Sangyeun
    2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 500 - 501
  • [29] The molen compiler for reconfigurable processors
    Panainte, Elena Moscu
    Bertels, Koen
    Vassiliadis, Stamatis
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2007, 6 (01) : 6
  • [30] A survey on dynamically reconfigurable processors
    Amano, Hideharu
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2006, E89B (12) : 3179 - 3187
12345