Memory interfacing and instruction specification for reconfigurable processors

被引：0
|
作者：
Jacob, Jeffrey A. [1 ]
Chow, Paul [1 ]
机构：
[1] Univ of Toronto, Toronto, Ont, Canada
来源：
ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：145 / 154
相关论文
共 50 条
  • [1] Reconfigurable instruction set processors: A survey
    Barat, F
    Lauwereins, R
    11TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2000, : 168 - 173
  • [2] Morphable structures for reconfigurable instruction set processors
    Lam, SK
    Yun, D
    Srikanthan, T
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 450 - 463
  • [3] Modeling, specification and model checking of dynamically reconfigurable processors
    Minami, Shota
    Takinai, Shingo
    Sekoguchi, Satoshi
    Nakai, Yuki
    Yamane, Satoshi
    Computer Software, 2011, 28 (01) : 190 - 216
  • [4] Combined Scheduling and Instruction Selection for Processors with Reconfigurable Cell Fabric
    Floch, Antoine
    Wolinski, Christophe
    Kuchcinski, Krzysztof
    21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
  • [5] Architecture-Aware Custom Instruction Generation for Reconfigurable Processors
    Prakash, Alok
    Lam, Siew-Kei
    Singh, Amit Kumar
    Srikanthan, Thambipillai
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 414 - 419
  • [6] Reconfigurable instruction set processors from a hardware/software perspective
    Barat, F
    Lauwereins, R
    Deconinck, G
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2002, 28 (09) : 847 - 862
  • [7] EXTENSIBLE SOFTWARE EMULATOR FOR RECONFIGURABLE INSTRUCTION CELL BASED PROCESSORS
    Muir, Mark
    Lindsay, Iain
    Arslan, Tughrul
    Nousias, Ioannis
    Khawam, Sami
    Milward, Mark
    Aslam, Nazish
    Major, Adam
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 35 - +
  • [8] Memory specification for reconfigurable computing synthesis tools
    Xue, J
    Sutton, P
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 417 - 420
  • [9] Reconfigurable instruction set processors: An implementation platform for interactive multimedia applications
    Barat, F
    Jayapala, M
    de Beeck, PO
    Deconinck, G
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 481 - 485
  • [10] Software pipelining for coarse-grained reconfigurable instruction set processors
    Barat, F
    Jayapala, M
    de Beeck, PO
    Deconinck, G
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 338 - 344
12345