AMCC'S BICMOS ARRAY HITS RECORD GATE UTILIZATION.

被引：0
|
作者：
Cole, Bernard C.
机构：
来源：
Electronics | 1988年 / 61卷 / 03期
关键词：
BIPOLAR COMPLEMENTARY MOS (BICMOS) - HIGH GATE UTILIZATION;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：65 / 66
相关论文
共 50 条
  • [41] Low power optical gate HBT driver array for 2.5Gbit/s ATM switching
    Martin, D
    Konczykowska, A
    ELECTRONICS LETTERS, 1996, 32 (03) : 157 - 159
  • [42] Lupins as crop plants: Biology, production and utilization. Edited by J. S. Gladstones, C. Atkins and J. Hamblin. 1998.
    T. H. Thomas
    Plant Growth Regulation, 2001, 33 (3) : 246 - 246
  • [43] A Field Programmable Gate Array-Based Digital Temperature Sensor's Response to Supply Voltage Variation
    Princewill, Akpojotor
    Ayodeji, Oluwatope
    Kayode, Ayodele
    2015 4TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2015, : 64 - 67
  • [44] Low-power dual-microphone speech enhancement using field programmable gate array's
    Halupka, David
    Rabi, Alireza Seyed
    Aarabi, Parham
    Sheikholeslami, Ali
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2007, 55 (07) : 3526 - 3535
  • [45] 8-b, 40 Msamples/s switched-current-mode track-and-hold circuit on a BiCMOS sea-of-gates array
    Swiss Federal Inst of Technology, , Lausanne, Switzerland
    IEEE J Solid State Circuits, 3 (304-311):
  • [46] An 8-b, 40 Msamples/s switched-current-mode track-and-hold circuit on a BiCMOS sea-of-gates array
    Reimann, T
    Krummenacher, F
    Declercq, MJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (03) : 304 - 311
  • [47] Discrete wavelet transform realisation using run-time reconfiguration of field programmable gate array (FPGA)s
    Desmouliers, C.
    Oruklu, E.
    Saniie, J.
    IET CIRCUITS DEVICES & SYSTEMS, 2011, 5 (04) : 321 - 328
  • [48] Effects of Array Type of Dummy Active Diffused Region and Gate Geometries on Narrow NMOSFETs with SiC S/D Stressors
    Lee, Chang-Chun
    Hsieh, Chia-Ping
    Liao, Ming-Han
    Cheng, Sen-Wen
    Guo, Yu-Huan
    2014 IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC), 2014,
  • [49] PENALTY-FREE 2.5 GBIT/S PHOTONIC SWITCHING USING A SEMICONDUCTOR 4-GATE-ARRAY MODULE
    GAVIGNET, P
    SOTOM, M
    JACQUINOT, JC
    BROSSON, P
    LECLERC, D
    HUNZIKER, W
    DURAN, H
    ELECTRONICS LETTERS, 1995, 31 (06) : 487 - 488
  • [50] Real-time implementation of 4.4Gbit/s QPSK intradyne receiver using field programmable gate array
    Leven, A.
    Kaneda, N.
    Klein, A.
    Koc, U. -V
    Chen, Y. -K.
    ELECTRONICS LETTERS, 2006, 42 (24) : 1421 - 1422
12345