Fast power estimation of large circuits

被引：0
|
作者：
Technical Univ of Munich, Munich, Germany [1 ]
机构：
来源：
IEEE Des Test Comput | / 1卷 / 70-78期
关键词：
Peter H. Schneider is working toward the PhD degree at the Technical University of Munich under a grant from Siemens R&D. His research interests are power estimation and low power synthesis at the logic level. He Yeceived the Dip1.-Ing degree in electrical and computer engineering from the Technical University of Munich;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
10
引用
收藏
相关论文
共 50 条
  • [31] A fast fault diagnosis method of power electronic circuits
    Yang, Huimin
    Cui, Jiang
    Zhang, Zhuoran
    Gong, Chunying
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2014, 29 : 164 - 169
  • [32] INVESTIGATION OF HYDRAULIC CIRCUITS IN FAST REACTOR POWER PLANTS
    RINEISKI.AA
    PYSHIN, VK
    SOVIET ATOMIC ENERGY-USSR, 1969, 27 (03): : 953 - &
  • [33] Peak power estimation of VLSI circuits: New peak power measures
    Hsiao, MS
    Rudnick, EM
    Patel, JH
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (04) : 435 - 439
  • [34] Estimation of Upper Bound of Power Dissipation in QCA Circuits
    Srivastava, Saket
    Sarkar, Sudeep
    Bhanja, Sanjukta
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2009, 8 (01) : 116 - 127
  • [35] An algorithm for power estimation in switched-capacitor circuits
    Young, C
    Casinovi, G
    Fowler, J
    Kerstetter, P
    1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 450 - 454
  • [36] A FAST TEST PATTERN GENERATION FOR LARGE-SCALE CIRCUITS
    MATSUNAGA, Y
    FUJITA, M
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1993, 29 (03): : 305 - 311
  • [37] Power estimation of CMOS circuits by neural network macromodel
    Qiang, Wei
    Cao, Yang
    Yan, Yuan-yuan
    Gao, Xun
    ADVANCES IN NEURAL NETWORKS - ISNN 2006, PT 3, PROCEEDINGS, 2006, 3973 : 1313 - 1318
  • [38] A precise model for leakage power estimation in VLSI circuits
    Derakhshandeh, J
    Masoumi, N
    Kasiri, B
    Farazmand, Y
    Akbarzadeh
    Aghnoot, S
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 337 - 340
  • [39] Quantifying error in dynamic power estimation of CMOS circuits
    Gupta, P
    Kahng, AB
    Muddu, S
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 42 (03) : 253 - 264
  • [40] Efficient algorithms for multilevel power estimation of VLSI circuits
    Bachmann, WW
    Huss, SA
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (02) : 238 - 254
12345