共 50 条
- [21] DECIMAL TO BINARY DATA CONVERSION FAST-SPEED TECHNIQUE USING BCD NON-EXCESSIVE CODES AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1978, (05): : 67 - 72
- [22] CELLULAR ARRAY FOR INTEGER AND FRACTIONAL BCD-BINARY CONVERSION Computer Design, 1974, 13 (05): : 106 - 108
- [23] METHOD OF CALCULATING COMBINATION INTERFERENCE IN FREQUENCY CONVERSION. Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 1977, 31-32 (12): : 56 - 59
- [24] A high speed VLSI architecture for scaled residue to binary conversion ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A414 - A416
- [25] Novel High-Speed Architecture for 32-Bit Binary Coded Decimal (BCD) Multiplier 2008 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES, 2008, : 542 - 545
- [26] Fast and Compact Binary-to-BCD Conversion Circuits for Decimal Multiplication 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 226 - 231
- [27] Toroidal Drive: A New Concept for Mechanical Transmission with Uniform Speed Conversion. VDI-Z, 1984, 126 (12): : 455 - 458
- [28] A High Performance Unified BCD and Binary Adder/Subtractor 2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 211 - +
- [29] Analysis of a high frequency pulsed plasma for methane conversion. ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2000, 220 : U389 - U389