METHOD FOR HIGH SPEED BCD-TO-BINARY CONVERSION.

被引:0
|
作者
Beougher, Loren C.
机构
来源
| 1600年 / 12期
关键词
721 Computer Circuits and Logic Elements - 723 Computer Software; Data Handling and Applications;
D O I
暂无
中图分类号
学科分类号
摘要
The BCD-to-binary design proposed as a high speed coded number converter can translate an 8-digit BCD number into a 27-bit binary number in 60 ns. The method is sufficiently fast to complete the process within one computer memory cycle of any available digital computer. High speed conversion of the number provides assurance that the input data to the computer will be in binary form at any time computer instructions request it. The design architecture was implemented using Schottky-clamped TTL integrated circuits. A less costly configuration can be obtained by using standard TTL integrated circuits such as the 74181 arithmetic logic unit and 74182 carry-look-ahead generator but results in a sacrifice of conversion speed. When standrd TTL logic circuits are usedthe converter can be expected to convert an 8-digit BCD number into a 27-bit binary number in approximately 150 ns, which is sufficiently fast for many applications and provides a saving of initial component costs.
引用
收藏
相关论文
共 50 条
  • [21] DECIMAL TO BINARY DATA CONVERSION FAST-SPEED TECHNIQUE USING BCD NON-EXCESSIVE CODES
    PODKOLZIN, AZ
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1978, (05): : 67 - 72
  • [22] CELLULAR ARRAY FOR INTEGER AND FRACTIONAL BCD-BINARY CONVERSION
    Bredeson, Jon G.
    Computer Design, 1974, 13 (05): : 106 - 108
  • [23] METHOD OF CALCULATING COMBINATION INTERFERENCE IN FREQUENCY CONVERSION.
    Krekotn, B.P.
    Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 1977, 31-32 (12): : 56 - 59
  • [24] A high speed VLSI architecture for scaled residue to binary conversion
    Cardarilli, GC
    Re, M
    Lojacono, R
    Ferri, G
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A414 - A416
  • [25] Novel High-Speed Architecture for 32-Bit Binary Coded Decimal (BCD) Multiplier
    Veeramachaneni, Sreehari
    Srinivas, M. B.
    2008 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES, 2008, : 542 - 545
  • [26] Fast and Compact Binary-to-BCD Conversion Circuits for Decimal Multiplication
    Al-Khaleel, Osama
    Al-Qudah, Zakaria
    Al-Khaleel, Mohammad
    Papachristou, Christos A.
    Wolff, Francis G.
    2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 226 - 231
  • [27] Toroidal Drive: A New Concept for Mechanical Transmission with Uniform Speed Conversion.
    Cierniak, Siegmund
    VDI-Z, 1984, 126 (12): : 455 - 458
  • [28] A High Performance Unified BCD and Binary Adder/Subtractor
    Singh, Anshul
    Gupta, Aman
    Veeramachaneni, Sreehari
    Srinivas, M. B.
    2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 211 - +
  • [29] Analysis of a high frequency pulsed plasma for methane conversion.
    Yao, SL
    Suzuki, E
    Nakayama, A
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2000, 220 : U389 - U389
  • [30] HDS plus HOC equals HIGH RESID CONVERSION.
    Murphy, James R.
    Treese, Steven A.
    Oil and Gas Journal, 1979, 77 (26): : 135 - 138