Comparison of buffer allocation strategies in shared buffer ATM switches - under CBR traffic

被引：0

|

作者：

Yu, Hao

Zhan, Zhiqiang

Ding, Wei

Zhu, Xianghua

机构：

来源：

Journal of Inverse and Ill-Posed Problems | / 7卷 / 02期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

收藏

页码：75 / 79

相关论文

共 50 条

[41] Modeling the buffer allocation strategies and flow control schemes in ATM networks
Tiao, WA
SECOND IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 1997, : 38 - 42
[42] Performance of an ATM multi-stage shared buffer switch with broadcast traffic
Raffaelli, C
Casoni, M
ATM, NETWORKS AND LANS - NOC '96-II, 1996, : 130 - 137
[43] Efficient buffer sharing in shared memory ATM systems with space priority traffic
Roy, R
Panwar, SS
IEEE COMMUNICATIONS LETTERS, 2002, 6 (04) : 162 - 164
[44] Optimal algorithm for scheduling CBR traffic in ATM switches
Lee, KK
Lee, BS
Tan, CW
ELECTRONICS LETTERS, 1999, 35 (13) : 1057 - 1058
[45] Comparison of optimal buffer allocation in flow lines under installation buffer, echelon buffer, and CONWIP policies
George Liberopoulos
Flexible Services and Manufacturing Journal, 2020, 32 : 297 - 365
[46] Comparison of optimal buffer allocation in flow lines under installation buffer, echelon buffer, and CONWIP policies
Liberopoulos, George
FLEXIBLE SERVICES AND MANUFACTURING JOURNAL, 2020, 32 (02) : 297 - 365
[47] A multiple-class buffer allocation scheme for ATM networks with VBR traffic
Sheu, TL
Lee, KF
TWELFTH INTERNATIONAL CONFERENCE ON INFORMATION NETWORKING (ICOIN-12), PROCEEDINGS, 1998, : 144 - 149
[48] A multiple-class buffer allocation scheme for ATM networks with VBR traffic
Sheu, TL
Lee, KF
INFORMATION NETWORKING IN ASIA, 2001, 3 : 13 - 24
[49] Pipelined memory shared buffer for VLSI switches
Katevenis, Manolis
Vatsolaki, Panagiota
Efthymiou, Aristides
Computer Communications Review, 1995, 25 (04):
[50] A novel analytical model for switches with shared buffer
Zhang, Zhenghao
Yang, Yuanyuan
IEEE-ACM TRANSACTIONS ON NETWORKING, 2007, 15 (05) : 1191 - 1203

← 1 2 3 4 5 →