Fault model for VLSI circuits reliability assessment

被引：0
|
作者：
Lisenker, Boris [1 ]
Mitnick, Yuri [1 ]
机构：
[1] Intel Israel, Haifa, Israel
来源：
Annual Proceedings - Reliability Physics (Symposium) | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：319 / 326
相关论文
共 50 条
  • [1] Fault model for VLSI circuits reliability assessment
    Lisenker, B
    Mitnick, Y
    1999 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 37TH ANNUAL, 1999, : 319 - 326
  • [2] Fault detection in VLSI circuits
    Shaer, B
    ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 101 - 104
  • [3] FAULT TOLERANCE IN VLSI CIRCUITS
    KOREN, I
    SINGH, AD
    COMPUTER, 1990, 23 (07) : 73 - 83
  • [4] Fault model for sub-micron CMOS ULSI circuits reliability assessment
    Lisenker, B
    Mitnick, Y
    MICROELECTRONICS RELIABILITY, 2000, 40 (02) : 255 - 265
  • [5] Reliability-aimed defect/fault characterization of standard cells of VLSI circuits
    Blyzniuk, Mykola
    Vanzeveren, Vincent
    2008 26TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2008, : 387 - +
  • [6] Delay fault models for VLSI circuits
    Pomeranz, I
    Reddy, SM
    INTEGRATION-THE VLSI JOURNAL, 1998, 26 (1-2) : 21 - 40
  • [7] FAULT SIMULATION IN CMOS VLSI CIRCUITS
    ZAGHLOUL, ME
    GOBOVIC, D
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (04): : 203 - 212
  • [8] AN EXTENDED DIGITAL FAULT SIMULATOR FOR VLSI CIRCUITS
    KANG, MS
    IWASHITA, H
    SHIRAKAWA, I
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (10): : 3051 - 3056
  • [9] IMPROVEMENTS IN RELIABILITY OF VLSI INTEGRATED-CIRCUITS
    NOBLE, M
    ELECTRONICS AND POWER, 1985, 31 (03): : 222 - 226
  • [10] A design reliability methodology for CMOS VLSI circuits
    Oshiro, L
    Radojcic, R
    1995 INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 1996, : 34 - 39
12345