Greedy wire-sizing is linear time

被引：0
|
作者：
Univ of Texas at Austin, Austin, United States [1 ]
机构：
来源：
IEEE Trans Circuits Syst II Analog Digital Signal Process | / 3卷 / 398-405期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
15
引用
收藏
相关论文
共 50 条
  • [1] Greedy wire-sizing is linear time
    Chu, CCN
    Wong, MDF
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (04) : 398 - 405
  • [2] Optimal wire-sizing function with fringing capacitance consideration
    Chen, CP
    Wong, DF
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 604 - 607
  • [3] Simultaneous buffer-sizing and wire-sizing for clock trees based on Lagrangian relaxation
    Lee, YM
    Chen, CCP
    Chang, YW
    Wong, DF
    VLSI DESIGN, 2002, 15 (03) : 587 - 594
  • [4] Optimal wire-sizing formula under the Elmore delay model
    Chen, CP
    Chen, YP
    Wong, WF
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 487 - 490
  • [5] Optimal wire-sizing function under the Elmore delay model with bounded wire sizes
    Lee, YM
    Chen, CCP
    Wong, DF
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2002, 49 (11): : 1671 - 1677
  • [6] A fast algorithm for optimal wire-sizing under Elmore delay model
    Chen, CP
    Wong, DF
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 412 - 415
  • [7] Wire-sizing for interconnect performance optimization considering high inductance effects
    Ji, Xiaopeng
    Ge, Long
    Han, Xiaodong
    Wang, Zhiquan
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, SENSING AND CONTROL, VOLS 1 AND 2, 2008, : 1114 - 1118
  • [8] Optimal non-uniform wire-sizing under the Elmore delay model
    Chen, CP
    Zhou, H
    Wong, DF
    1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 38 - 43
  • [9] Wire-sizing optimization with inductance consideration using transmission-line model
    Gao, YX
    Wong, DF
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (12) : 1759 - 1767
  • [10] A performance-driven global routing algorithm with wire-sizing and buffer-insertion
    Deguchi, T
    Koide, T
    Wakabayashi, S
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 121 - 124
12345