Single-phase source-coupled adiabatic logic

被引：0
|
作者：
Kim, Suhwan [1 ]
Papaefthymiou, Mados C. [1 ]
机构：
[1] Univ of Michigan, Ann Arbor, MI, United States
来源：
Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：97 / 99
相关论文
共 50 条
  • [21] Clocked CMOS adiabatic logic with integrated single-phase power-clock supply
    Maksimovic, D
    Oklobdzija, VG
    Nikolic, B
    Current, KW
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (04) : 460 - 463
  • [22] Arithmetic Circuits using New Single-Phase Partially-Adiabatic Logic Family
    Cutitaru, Mihail
    Belfore, Lee A., II
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 13 - 16
  • [23] Improving the Power-Delay Performance in Subthreshold Source-Coupled Logic Circuits
    Tajalli, Armin
    Alioto, Massimo
    Brauer, Elizabeth J.
    Leblebici, Yusuf
    INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 21 - +
  • [24] Subthreshold source-coupled logic circuits for ultra-low-power applications
    Tajalli, Armin
    Brauer, Elizabeth J.
    Leblebici, Yusuf
    Vittoz, Eric
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (07) : 1699 - 1710
  • [25] Circuit Technique for Improving Propagation Delay Times in CMOS Source-Coupled Logic Circuits
    Hagita, Yuki
    Ishii, Kiyoshi
    IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS 2012), 2012,
  • [26] Design and experimental verification of a CMOS adiabatic logic with single-phase power-clock supply
    Maksimovic, D
    Oklobdzija, VG
    Nikolic, B
    Current, KW
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 417 - 420
  • [27] ANALYSIS OF HIGH-SPEED GAAS SOURCE-COUPLED FET LOGIC-CIRCUITS
    IDDA, M
    TAKADA, T
    SUDO, T
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1984, 32 (01) : 5 - 10
  • [28] An analytical toggle frequency expression for Source-Coupled FET Logic (SCFL) frequency dividers
    Murata, K
    Otsuji, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (07) : 1106 - 1111
  • [29] THE PERFORMANCE OF SOURCE-COUPLED FET LOGIC-CIRCUITS THAT USE GAAS-MESFETS
    VU, TT
    PECZALSKI, A
    LEE, KW
    CONGER, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) : 267 - 279
  • [30] New Low-Power Tristate Circuits in Positive Feedback Source-Coupled Logic
    Gupta, Kirti
    Sridhar, Ranjana
    Chaudhary, Jaya
    Pandey, Neeta
    Gupta, Maneesha
    JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2011, 2011
12345