Interconnect coupling noise in CMOS VLSI circuits

被引：0
|
作者：
Tang, Kevin T. [1 ]
Friedman, Eby G. [1 ]
机构：
[1] Univ of Rochester, Rochester, NY, United States
来源：
Proceedings of the International Symposium on Physical Design | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：48 / 53
相关论文
共 50 条
  • [31] Piecewise Linear Delay Modeling of CMOS VLSI Circuits
    Chang, Jian
    Johnson, Louis G.
    Liu, Cheng
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 1151 - +
  • [32] A timing analysis tool for VLSI CMOS synchronous circuits
    Uebel, LF
    Bampi, S
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 516 - 519
  • [33] Rapid estimation of the active capacitance of VLSI CMOS Circuits
    Schwarzbacher, AT
    Comiskey, PA
    Foley, JB
    Rodrigoues, J
    Klemenz, F
    PROGRAMMABLE DEVICES AND SYSTEMS, 2000, : 85 - 88
  • [34] A cycle-accurate joulemeter for CMOS VLSI circuits
    Song, E
    Choi, IC
    Park, YK
    Chae, SI
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 619 - 622
  • [35] CONFIGURABLE CMOS MULTIPLIER DIVIDER CIRCUITS FOR ANALOG VLSI
    ISMAIL, M
    BRANNEN, R
    TAKAGI, S
    FUJII, N
    KHACHAB, NI
    KHAN, R
    AASERUD, O
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1994, 5 (03) : 219 - 234
  • [36] TASI2 GATE FOR VLSI CMOS CIRCUITS
    SCHWABE, U
    NEPPL, F
    JACOBS, EP
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (07) : 988 - 992
  • [37] FAULT MODELING OF PHYSICAL FAILURES IN CMOS VLSI CIRCUITS
    ZAGHLOUL, ME
    GOBOVIC, D
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (12): : 1528 - 1543
  • [38] Design of VLSI CMOS circuits under thermal constraint
    Daasch, WR
    Lim, CH
    Cai, G
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (08) : 589 - 593
  • [39] Approach for measuring crosstalk interference in CMOS VLSI circuits
    Sainz, J.A.
    Aguado, L.A.
    Roca, M.
    Aledo, A.
    Maiz, J.A.
    Informacion Tecnologica, 2000, 11 (02): : 159 - 166
  • [40] Performance Modeling for Emerging Interconnect Technologies in CMOS and Beyond-CMOS Circuits
    Chang, Sou-Chi
    Ceyhan, Ahmet
    Kumar, Vachan
    Naeemi, Azad
    PROCEEDINGS OF THE 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2014, : 63 - 68
12345