共 40 条
- [31] Different Configuration of Low-Power Memory Design Using Capacitance Scaling on 28-nm Field-Programmable Gate ArraySYSTEM AND ARCHITECTURE, CSI 2015, 2018, 732 : 151 - 161Kaur, InderpreetRohilla, LakshayNagpal, AlishaPandey, BishwajeetSharma, Sanchit
- [32] Design and Demonstration of an Adiabatic-Quantum-Flux-Parametron Field-Programmable Gate Array Using Josephson-CMOS Hybrid MemoriesIEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2019, 29 (08)Okuma, YukihiroTakeuchi, NaokiYamanashi, YukiYoshikawa, Nobuyuki
- [33] High-Density RAM/ROM Macros Using CMOS Gate-Array Base Cells: Hierarchical Verification Technique for Reducing Design CostIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (08) : 1415 - 1428Shibata, NobutaroGotoh, Yoshinori
- [34] Design and Implementation of Field-Programmable Gate Array Based Fast Fourier Transform Co-Processor Using Verilog Hardware Description LanguageProgress In Electromagnetics Research B, 2021, 92 : 47 - 70Lee Y.-C.Chan Y.-K.Koo V.-C.
- [35] Design of Power Optimized Memory Circuit Using High Speed Transreceiver Logic IO Standard on 28nm Field Programmable Gate ArrayPROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON RELIABILTY, OPTIMIZATION, & INFORMATION TECHNOLOGY (ICROIT 2014), 2014, : 456 - 460SweetyPandey, BishwajeetKumar, TaneshDas, Teerath
- [36] Low-power and area efficient binary coded decimal adder design using a look up table-based field programmable gate arrayIET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (03) : 163 - 172Sworna, Zarrin TasnimUlHaque, MubinTara, NazmaBabu, Hafiz Md. HasanBiswas, Ashis Kumar
- [37] Design of a field programmable gate array-based platform for real-time de-noising of optical imaging signals using wavelet transformsMEASUREMENT, 2004, 36 (3-4) : 289 - 296Carletta, JGiakos, GPatnekar, NFraiwan, LKrach, F
- [38] Low power 2D finite impulse response filter design using modified artificial bee colony algorithm with experimental validation using field-programmable gate arrayIET SCIENCE MEASUREMENT & TECHNOLOGY, 2016, 10 (06) : 671 - 678Dwivedi, Atul KumarGhosh, SubhojitLondhe, Narendra D.
- [39] Design of an energy-efficient binarized convolutional neural network accelerator using a nonvolatile field-programmable gate array with only-once-write shiftingJAPANESE JOURNAL OF APPLIED PHYSICS, 2021, 60 (SB)Suzuki, DaisukeOka, TakahiroHanyu, Takahiro
- [40] Design Methodology of an Equalizer for Unipolar Non Return to Zero Binary Signals in the Presence of Additive White Gaussian Noise Using a Time Delay Neural Network on a Field Programmable Gate ArraySENSORS, 2013, 13 (12): : 16829 - 16850Perez Suarez, Santiago T.Travieso Gonzalez, Carlos M.Alonso Hernandez, Jesus B.