Three paths to improved critical dimension control for patterning 200 nm to 100 nm transistor gates

被引：0
|
作者：
Numerical Technologies, Inc., 2630 Walsh Avenue, Santa Clara, CA 95051, United States [1 ]
机构：
来源：
Microelectron Eng | / 1卷 / 41-45期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
8
引用
收藏
相关论文
共 31 条
  • [21] Across-Wafer Sub-1 nm Critical Dimension Uniformity Control By Etch Tool Correction
    Lee, Changwoo
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING VIII, 2019, 10963
  • [22] Critical dimension control for 32 nm node random contact hole array using resist reflow process
    Park, Joon-Min
    Kang, Young-Min
    Hong, Joo-Yoo
    Oh, Hye-Keun
    Japanese Journal of Applied Physics, 2008, 47 (2 PART 1): : 1158 - 1160
  • [23] Critical dimension control for 32 nm node random contact hole array using resist reflow process
    Park, Joon-Min
    Kang, Young-Min
    Hong, Joo-Yoo
    Oh, Hye-Keun
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (02) : 1158 - 1160
  • [24] Overlay and critical dimension control in 100-nm ULSI processes using TaBN x-ray masks and XRA x-ray stepper
    Fujii, K
    Tanaka, Y
    Iwamoto, T
    Tsuboi, S
    Sumitani, H
    Taguchi, T
    Suzuki, K
    Matsui, Y
    EMERGING LITHOGRAPHIC TECHNOLOGIES V, 2001, 4343 : 155 - 163
  • [25] Towards 3nm overlay and critical dimension uniformity: an integrated error budget for double patterning lithography - art. no. 692404
    Arnold, William H.
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924 : 92404 - 92404
  • [26] Strategy of DoseMapper (DoMa) Application and Monitor for Critical Dimension Uniformity (CDU) Control in sub-45nm Gate Process
    Shu, Qiang
    Zhang, Shijian
    Hao, Jing'an
    Lin, Yishih
    Wu, Qiang
    Gu, Yiming
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 225 - 232
  • [27] Key contributors for improvement of line width roughness, line edge roughness, and critical dimension uniformity: 15 nm half-pitch patterning with extreme ultraviolet and self-aligned double patterning
    Xu, Kaidong
    Souriau, Laurent
    Hellin, David
    Versluijs, Janko
    Wong, Patrick
    Vangoidsenhoven, Diziana
    Vandenbroeck, Nadia
    Dekkers, Harold
    Shi, Xiaoping
    Albert, Johan
    Tan, Chi Lim
    Vertommen, Johan
    Coenegrachts, Bart
    Orain, Isabelle
    Kimura, Yoshie
    Wiaux, Vincent
    Boullart, Werner
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2013, 12 (04):
  • [28] Key contributors for improvement of line width roughness, line edge roughness, and critical dimension uniformity: 15 nm half-pitch patterning with extreme ultraviolet and self-aligned double patterning
    1600, SPIE (12):
  • [29] Predictive model-based control of critical oxide etches for sub-100nm processes in a single wafer wet processing system
    Lu, Y
    Yalamanchili, MR
    Rosato, JJ
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VIII, 2004, 2003 (26): : 49 - 56
  • [30] A 65-nm 84-dB-gain 200-MHz-UGB CMOS Fully-Differential Three-Stage Amplifier with a Novel Common Mode Control
    Di Sancarlo, Ivonne
    Giotta, Dario
    Baschirotto, Andrea
    Gaggl, Richard
    ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 314 - +
1234