Configurable and reconfigurable computing for digital signal processing

被引：0
|
作者：
Sueyoshi, Toshinori [1 ]
Iida, Masahiro [1 ]
机构：
[1] Dept. of Computer Science, Faculty of Engineering, Kumamoto University, Kumamoto-shi, 860-8555, Japan
来源：
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences | 2002年 / E85-A卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Digital signal processing
引用
收藏
页码：591 / 599
相关论文
共 50 条
  • [1] Configurable and reconfigurable computing for digital signal processing
    Sueyoshi, T
    Iida, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (03): : 591 - 599
  • [2] Reconfigurable Computing for Digital Signal Processing: A Survey
    Russell Tessier
    Wayne Burleson
    Journal of VLSI signal processing systems for signal, image and video technology, 2001, 28 : 7 - 27
  • [3] Reconfigurable computing for digital signal processing: A survey
    Tessier, R
    Burleson, W
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 28 (1-2): : 7 - 27
  • [4] VLSI architecture JDF the reconfigurable computing engine for digital signal processing applications
    Chen, LF
    Lai, YK
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 937 - 940
  • [5] Research of the Reconfigurable Cross-Platform Computing System for the Digital Signal Processing
    Martyshkin, A., I
    BIOSCIENCE BIOTECHNOLOGY RESEARCH COMMUNICATIONS, 2019, 12 (05): : 376 - 385
  • [6] A RECONFIGURABLE SYSTEM FOR DIGITAL SIGNAL PROCESSING
    Letian, Huang
    Guangfun, Li
    2008 5TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2008, : 25 - 28
  • [7] A Reconfigurable System for Digital Signal Processing
    Huang Letian
    Li Guangjun
    ICSP: 2008 9TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-5, PROCEEDINGS, 2008, : 439 - 442
  • [8] A reconfigurable architecture for digital signal processing
    Schlereth, F
    Emeny, S
    Slamani, MA
    ERSA 2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2001, : 92 - 98
  • [9] A cost effective interconnection network for reconfigurable computing processor in digital signal processing applications
    Lai, Yeong-Kang
    Chen, Lien-Fei
    Chen, Jian-Chou
    Chiu, Chun-Wei
    IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1674 - 1675
  • [10] Software/Hardware Integrating Model of Embedded Reconfigurable Computing System for Digital Signal Processing
    刘守山
    张同军
    毕丽君
    陶安利
    Journal of Measurement Science and Instrumentation, 2010, 1 (04) : 343 - 348
12345