Performance and design of CMOS-DRAM

被引：0

作者：

Wang, Songmei ^{[1
]}

Xu, Jiasheng ^{[1
]}

机构：

[1] Tsinghua Univ, China

来源：

Ching Hua Ta Hsueh Hsueh Pao/ Journal of Ching Hua University | 1988年 / 28卷 / 01期

关键词：

Data Storage; Semiconductor--Storage Devices - Integrated Circuits - Semiconductor Devices; MOS--Design;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

The design methodology and the performance advantages of a CMOS-DRAM recently developed are discussed. Arranging the cell array in a N-well decreases the soft error rate. By means of CMOS circuits, the peripheral circuit is made static, the whole circuit is simplified, and the speed and reliability are increased. The key circuits, such as S/R amplifier, clock generator, row decoder and redundant circuits are analzyed in detail. The superiority of the CMOS-DRAM over the NMOS-DRAM is shown.

引用

页码：10 / 17

共 50 条

[41] Novel Hybrid DRAM/MRAM Design for Reducing Power of High Performance Mobile CPU
Abe, Keiko
Noguchi, Hiroki
Kitagawa, Eiji
Shimomura, Naoharu
Ito, Junichi
Fujita, Shinobu
2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
[42] DESIGN A DRAM MEMORY BANK FOR THE 80386
MARGULIS, N
ELECTRONIC DESIGN, 1989, 37 (02) : 113 - &
[43] High performance QVCO design with series coupling in CMOS technology
Cai Li
Huang Lu
Ying Yutong
Fu Zhongqian
Wang Weidong
JOURNAL OF SEMICONDUCTORS, 2011, 32 (11)
[44] Firmware design of a science CMOS camera and its performance test
Liu, Zi-Yi
Zhang, Yi-Hao
Tang, Yu-jing
Qu, Wen-qing
Gao, Jie
Zhang, Hong-fei
Wang, Jian
X-RAY, OPTICAL, AND INFRARED DETECTORS FOR ASTRONOMY XI, 2024, 13103
[45] Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS
Lin, Sheng
Kim, Yong-Bin
Lombardi, Fabrizio
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (07) : 1315 - 1319
[46] Design and Performance Analysis of Voltage Controlled Oscillator in CMOS Technology
Panda, Madhusmita
Mal, Asish Kumar
2015 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICSC), 2015, : 395 - 400
[47] COMPUTER AIDS FOR HIGH-PERFORMANCE CMOS CUSTOM DESIGN
POON, TC
OH, YT
OSWALD, WA
MAGARSHACK, P
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 575 - 579
[48] Design of high performance CMOS linear readout integrated circuit
Gao, J
Lu, WG
Liu, J
Cui, WT
Tang, J
Chen, ZJ
Ji, LJ
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 607 - 610
[49] An evolutionary synthesis algorithm to design optimum performance CMOS RFSSCAs
Mendes, Luis
Pires, E. J. Solteiro
Vaz, Joao Caldinhas
Rosario, Maria Joao
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1300 - +
[50] Design and implementation of high-performance CMOS D/A converter
Tan, NX
Cijvat, E
Tenhunen, H
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 421 - 424

← 1 2 3 4 5 →