FFT spectrum analyzer provides 16-bit dynamic range for $9950

被引:0
|
作者
机构
来源
EDN | 1995年 / 40卷 / 12期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [41] A dynamic comparator exploiting floating inverter preamplifier with stacked cross coupled feedback inverter for 16-bit 1 MS/s SAR ADC
    Zhu, Zhenyu
    Xiong, Yuzhou
    Zhang, Yanbo
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2025, 156
  • [42] Dynamic range of a coherent optical spectrum analyzer with a liquid-crystal matrix signal-input device
    Diubov, A. S.
    Kuzimin, M. S.
    Rogov, S. A.
    JOURNAL OF OPTICAL TECHNOLOGY, 2023, 90 (02) : 98 - 104
  • [43] A 16-Bit 1.6-kS/s ΔΣ Modulator Based on Folded-Cascode Dynamic Amplifier With Speed Enhancement and PVT-Tracking Techniques
    Guo, Yifu
    Tian, Zhongxiao
    Shen, Likai
    Yu, Hanbo
    Qiu, Lei
    Yao, Bingbing
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2025, 72 (02) : 364 - 368
  • [44] A 1.5 V 12-bit 16 MSPS CMOS Pipelined ADC with 68 dB Dynamic Range
    Ming-Huang Liu
    Wei-Yang Ou
    Tsung-Yi Su
    Kuo-Chan Huang
    Shen-Iuan Liu
    Analog Integrated Circuits and Signal Processing, 2004, 41 : 269 - 278
  • [45] A 1.5 V 12-bit 16 MSPS CMOS pipelined ADC with 68 dB dynamic range
    Liu, MH
    Ou, WY
    Su, TY
    Huang, KC
    Liu, SI
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 41 (2-3) : 269 - 278
  • [46] HIGH DYNAMIC-RANGE INTEGRATED OPTIC SPECTRUM ANALYZER USING TOTAL INTERNAL-REFLECTION IN A WAVE-GUIDE
    NISHIMOTO, H
    KITANO, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1987, 26 : 262 - 264
  • [47] A Sub-1μW 16-Bit Fully Dynamic Zoom ADC Compatible With Free-Running and Incremental Modes Using Residue Feedforward and Extended Counting Techniques
    Liu, Yuyan
    Wu, Xinjie
    Yu, Xiaopeng
    Hung, Junjie
    Lin, Ling
    Chen, Pengpeng
    Tan, Nianxiong Nick
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (02) : 522 - 526
  • [48] THE RABBIT SYSTEM - LOW-COST, HIGH-RELIABILITY FRONT END ELECTRONICS FEATURING 16 BIT DYNAMIC-RANGE
    DRAKE, G
    DROEGE, TF
    NELSON, CA
    TURNER, KJ
    OHSKA, TK
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1986, 33 (01) : 92 - 97
  • [49] A 1.5V CMOS high-speed 16-bit÷8-bit divider using the quotient-select architecture and true-single-phase bootstrapped dynamic circuit techniques suitable for low-voltage VLSI
    Yeh, CC
    Lou, JH
    Kuo, JB
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 366 - 369
  • [50] Implementation of a low power 16-bit radix-4 pipelined SRT divider using a modified Split-Path Data Driven Dynamic Logic (SPD3L) structure
    Pourashraf, Shirin
    Sayedi, Sayed Masoud
    MICROELECTRONICS JOURNAL, 2013, 44 (12) : 1165 - 1174