INTEGRATED SYSTEM PROVIDES SIMULTANEOUS BURN-IN AND TESTING.

被引:0
|
作者
Berris, Jim [1 ]
机构
[1] Kineticon Inc, West Palm Beach, FL,, USA, Kineticon Inc, West Palm Beach, FL, USA
来源
Evaluation Engineering | 1986年 / 25卷 / 12期
关键词
ENVIRONMENTAL TESTING - INTEGRATED CIRCUIT TESTING - Environmental Impact - PRINTED CIRCUITS - Testing;
D O I
暂无
中图分类号
学科分类号
摘要
Historically, the burn-in process has been considered the sweatshop segment of backend integrated circuit production. Dedicated chambers have created bottlenecks in production flow. Batch loading and unloading have caused board mix-ups, significant downtime of capital equipment and unfavorable working conditions. Along with these problems is the reality burn-in takes a long time. Traditional system design constraints provide very little scope for lessening this time or for providing adequate information about device behavior under environmental stress. Many specific drive circuits currently under development are discussed which involve the test and monitoring of devices during burn-in.
引用
收藏
页码:73 / 75
相关论文
共 50 条
  • [31] Burn-in considering yield loss and reliability gain for integrated circuits
    Kim, Kyungmee O.
    EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2011, 212 (02) : 337 - 344
  • [32] Maximization of power dissipation under random excitation for burn-in testing
    Huang, KC
    Lee, CL
    Chen, JE
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 567 - 576
  • [33] Novel Magnetic Burn-In for Retention and Magnetic Tolerance Testing of STTRAM
    Khan, Mohammad Nasim Imtiaz
    Iyengar, Anirudh S.
    Ghosh, Swaroop
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (08) : 1508 - 1517
  • [34] A general model of heterogeneous system lifetimes and conditions for system burn-in
    Kim, KO
    Kuo, W
    NAVAL RESEARCH LOGISTICS, 2003, 50 (04) : 364 - 380
  • [35] A nonparametric Bayes approach to decide system burn-in time
    Chien, WTK
    Kuo, W
    NAVAL RESEARCH LOGISTICS, 1997, 44 (07) : 655 - 671
  • [36] Full system level thermal study of a Burn-in rack
    Min, LB
    Rathin, M
    Leng, BG
    Mui, YC
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 606 - 610
  • [37] Nonparametric Bayes approach to decide system burn-in time
    Texas A&M Univ, College Station, United States
    Nav Res Logist, 7 (655-671):
  • [38] MICROCOMPUTER SYSTEM CARD TESTING.
    Anon
    IBM technical disclosure bulletin, 1985, 28 (06): : 2300 - 2302
  • [39] COMPONENT VS SYSTEM BURN-IN TECHNIQUES FOR ELECTRONIC EQUIPMENT
    WHITBECK, CW
    LEEMIS, LM
    IEEE TRANSACTIONS ON RELIABILITY, 1989, 38 (02) : 206 - 209
  • [40] System, Method, and Results for the Regenerative Burn-In Testing of High-Power DC-DC Converters
    Zulauf, Grayson
    Treichler, William
    Castelaz, James
    2015 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE AND EXPO (ITEC), 2015,