Analog layout using ALAS!

被引：0
|
作者：
Micron Semiconductor, Boise, United States [1 ]
机构：
来源：
IEEE J Solid State Circuits | / 2卷 / 271-274期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] On the suitability and development of layout templates for analog layout reuse and layout-aware synthesis
    Castro-López, R
    Fernández, FV
    Vázquez, AR
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 661 - 672
  • [22] ALDA - AN ANALOG LAYOUT DESIGN ASSISTANT
    BENSOUIAH, DA
    MACK, B
    MASSARA, R
    ELECTRONIC ENGINEERING, 1995, 67 (827): : 47 - &
  • [23] Analog Layout Generator for CMOS Circuits
    Yilmaz, Ender
    Duendar, Guenhan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (01) : 32 - 45
  • [24] FULL STACKED LAYOUT OF ANALOG CELLS
    GATTI, U
    MALOBERTI, F
    LIBERALI, V
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1123 - 1126
  • [25] Module generators for a regular analog layout
    Kampe, J
    Wisser, C
    Scarbata, G
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 280 - 285
  • [26] Constraints generation for analog circuits layout
    Hao, QS
    Dong, SQ
    Chen, S
    Hong, XL
    Su, Y
    Qu, ZY
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2004, : 1339 - 1343
  • [27] Analog Layout Synthesis Are We There Yet?
    Mangalagiri, Prasanth
    PROCEEDINGS OF THE 2019 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD '19), 2019, : 127 - 127
  • [28] ALIGN: A System for Automating Analog Layout
    Dhar, Tonmoy
    Kunal, Kishor
    Li, Yaguang
    Madhusudan, Meghna
    Poojary, Jitesh
    Sharma, Arvind K.
    Xu, Wenbin
    Burns, Steven M.
    Harjani, Ramesh
    Hu, Jiang
    Kirkpatrick, Desmond A.
    Mukherjee, Parijat
    Yaldiz, Soner
    Sapatnekar, Sachin S.
    IEEE DESIGN & TEST, 2021, 38 (02) : 8 - 18
  • [29] Automation of IC layout with analog constraints
    Malavasi, E
    Charbon, E
    Felt, E
    SangiovanniVincentelli, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (08) : 923 - 942
  • [30] Rapid layout synthesis for analog VLSI
    Walczowski, LT
    Waller, WAJ
    Nalbantis, D
    Shi, K
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 378 - 381
12345