MODEL FOR THE CHANNEL-IMPLANTED ENHANCEMENT-MODE IGFET.

被引:0
|
作者
Rogers, David M. [1 ]
Hayden, James D. [1 ]
Rinerson, Darrell D. [1 ]
机构
[1] Advanced Micro Devices Inc,, Sunnyvale, CA, USA, Advanced Micro Devices Inc, Sunnyvale, CA, USA
关键词
SEMICONDUCTOR MATERIALS - Impurities - SUBSTRATES;
D O I
暂无
中图分类号
学科分类号
摘要
A simple dc four-terminal 'channel-implanted model' is developed for the enhancement-mode IGFET. The model accurately predicts the dependence of transistor threshold voltage and current gain on substrate bias. Modeled and measured threshold voltages are shown to agree to within 25 mV across a 15-V range of V//S //B . Modeled and measured transistor currents agree to within 5% across a 10-V range of V//S //B for medium- to long-channel-length transistors (L//d //r //a //w //n greater than equivalent to 2. 5 mu m). The channel impurity profile is approximated as a constant effective impurity concentration N//A //E extending from the semiconductor surface through the implanted region to an effective implant depth X//D //E ('box' profile approximation). At depths greater than X//D //E , the bulk substrate impurity concentration is approximated at a constant, N//A . The model is composed of two threshold voltage equations, three drain current equations, two saturation voltage equations, and two boundary equations. All first-order model equations and all of their first derivatives are continuous at all boundaries. The model's continuity and its accuracy make it useful for circuit simulation. Extrapolation of channel concentration profile parameters N//A //E , X//D //E , and N//A from measured threshold voltages yields information on implant profile and on field-implant impurity encroachment into the transistor channel.
引用
收藏
页码:955 / 964
相关论文
共 50 条
  • [41] High-Performance Enhancement-Mode p-Channel GaN MISFETs With Steep Subthreshold Swing
    Yin, Yidi
    Lee, Kean Boon
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (04) : 533 - 536
  • [42] MONOLITHICALLY INTEGRATED ENHANCEMENT-MODE INP MISFET INVERTER
    ANTREASYAN, A
    GARBINSKI, PA
    MATTERA, VD
    SHAH, NJ
    TEMKIN, H
    ELECTRONICS LETTERS, 1986, 22 (19) : 1014 - 1016
  • [43] Enhancement-mode n-channel GaN MOSFETs on p and n- GaN/Sapphire substrates
    Huang, W.
    Khan, T.
    Chow, T. P.
    PROCEEDINGS OF THE 18TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2006, : 309 - +
  • [44] Enhancement-mode n-channel GaN MOSFETs using HfO2 as a gate oxide
    Sugiura, Shun
    Kishimoto, Shigeru
    Mizutani, Takashi
    Kuroda, Masayuki
    Ueda, Tetsuzo
    Tanaka, Tsuyoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (07) : 1001 - 1003
  • [45] A new empirical large-signal model for enhancement-mode AlGaAs/InGaAs pHEMTs
    Lin, CK
    Wang, WK
    Chan, YJ
    SOLID-STATE ELECTRONICS, 2002, 46 (12) : 2135 - 2139
  • [46] Enhancement-mode AlGaN/GaN HEMTs on silicon substrate
    Jia, Shuo
    Cai, Yong
    Wang, Deliang
    Zhang, Baoshun
    Lau, Kei May
    Chen, Kevin J.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (06) : 1474 - 1477
  • [47] Enhancement-Mode Multi-Channel AlGaN/GaN Transistors With LiNiO Junction Tri-Gate
    Wang, Taifang
    Zong, Yuan
    Nela, Luca
    Matioli, Elison
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (09) : 1523 - 1526
  • [48] A MODEL OF A SHORT-CHANNEL IGFET AT LOW INJECTION RATES
    GURSKII, LI
    TRALLE, IE
    DOKLADY AKADEMII NAUK BELARUSI, 1987, 31 (01): : 24 - 27
  • [49] AN ALL IMPLANTED SELF-ALIGNED ENHANCEMENT-MODE N-JFET WITH ZN GATES FOR GAAS DIGITAL APPLICATIONS
    SHERWIN, ME
    ZOLPER, JC
    BACA, AG
    SHUL, RJ
    HOWARD, AJ
    RIEGER, DJ
    KLEM, JF
    HIETALA, VM
    IEEE ELECTRON DEVICE LETTERS, 1994, 15 (07) : 242 - 244
  • [50] CHARACTERIZATION OF CARRIER GENERATION IN ENHANCEMENT-MODE SOI MOSFETS
    IOANNOU, DE
    CRISTOLOVEANU, S
    MUKHERJEE, M
    MAZHARI, B
    IEEE ELECTRON DEVICE LETTERS, 1990, 11 (09) : 409 - 411