Design of fault tolerant multilayer perceptron with a desired level of robustness

被引：0
|
作者：
Pohang Univ of Science and, Technology, Pohang, Korea, Republic of [1 ]
机构：
来源：
Electron Lett | / 12卷 / 1055-1057期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] An Activeness Metric for the Quality of Design of a Multilayer Perceptron Model
    Lakra, Sachin
    Singh, Neeru
    2014 INTERNATIONAL CONFERENCE ON DATA MINING AND INTELLIGENT COMPUTING (ICDMIC), 2014,
  • [22] Fault Detection of Elevator Systems Using Multilayer Perceptron Neural Network
    Mishra, Krishna Mohan
    Huhtala, Kalevi J.
    2019 24TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION (ETFA), 2019, : 904 - 909
  • [23] Evaluation of an optimal design method for a multilayer perceptron by using the design of experiments
    Inohira, Eiichi
    Yokoi, Hirokazu
    ARTIFICIAL LIFE AND ROBOTICS, 2011, 16 (03) : 403 - 406
  • [24] Evaluation of an optimal design method for multilayer perceptron by using the Design of Experiments
    Inohira, E.
    Yokoi, H.
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON ARTIFICIAL LIFE AND ROBOTICS (AROB 16TH '11), 2011, : 873 - 876
  • [25] Fault tolerant mechanism design
    Porter, Ryan
    Ronen, Amir
    Shoham, Yoav
    Tennenholtz, Moshe
    ARTIFICIAL INTELLIGENCE, 2008, 172 (15) : 1783 - 1799
  • [26] Regional Fault Tolerant Recovery Mechanism for Multilayer Networks
    Wang, Xiaomei
    Rui, Lanlan
    Qiu, Xuesong
    Li, Ying
    Xu, Siya
    2017 19TH ASIA-PACIFIC NETWORK OPERATIONS AND MANAGEMENT SYMPOSIUM (APNOMS 2017): MANAGING A WORLD OF THINGS, 2017, : 48 - 53
  • [27] High reliability two-level fault tolerant mesh design and applications
    Hwang, I-Shyan
    Journal of the Chinese Institute of Engineers, Transactions of the Chinese Institute of Engineers,Series A/Chung-kuo Kung Ch'eng Hsuch K'an, 1996, 19 (05): : 607 - 613
  • [28] A high reliability two-level fault tolerant mesh design and applications
    Hwang, IS
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 1996, 19 (05) : 607 - 613
  • [29] A high-level synthesis approach to design of fault-tolerant systems
    Buonanno, G
    Pugassi, M
    Sami, MG
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 356 - 361
  • [30] First test results of system level fault tolerant design validation through laser fault injection
    Moreno, WA
    Falquez, FJ
    Samson, JR
    Smith, T
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 544 - 548
12345