MASK PATTERN ANALYSIS SYSTEM FOR MOS LSI (PAS).

被引:0
|
作者
Yano, Takao
Watanabe, Takashi
Yamada, Shin-ichiro
机构
来源
关键词
D O I
暂无
中图分类号
学科分类号
摘要
11
引用
收藏
页码:526 / 533
相关论文
共 50 条
  • [41] Full-chip simulation of LSI lithography mask using multi-scale analysis
    Sawamura, J.
    Suzuki, K.
    Ohtsubo, H.
    COMPUTATIONAL METHODS, PTS 1 AND 2, 2006, : 1641 - +
  • [42] Development of an LTEM prototype system for LSI failure analysis
    Yamashita, Masatsugu
    Otani, Chiko
    Kim, Sunmi
    Murakmai, Hironaru
    Tonouchi, Masayoshi
    Matsumoto, Toru
    Midoh, Yoshihiro
    Miura, Katsuyoshi
    Nakamae, Koji
    Nikawa, Kiyoshi
    2009 34TH INTERNATIONAL CONFERENCE ON INFRARED, MILLIMETER, AND TERAHERTZ WAVES, VOLS 1 AND 2, 2009, : 241 - +
  • [43] Practical mask inspection system with printability and pattern priority verification
    Tsuchiya, Hideo
    Ozaki, Fumio
    Takahara, Kenichi
    Inoue, Takafumi
    Kikuiri, Nobutaka
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XVIII, 2011, 8081
  • [44] MOS-LSI CAPACITIVE KEYBOARD INTERFACE CHIP
    KATZ, G
    BAKER, LT
    TU, G
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (05) : 561 - 565
  • [45] AN MOS-LSI AUTOCORRELATOR FOR LINEAR PREDICTION OF SPEECH
    HURST, PJ
    BRODERSEN, RW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (06) : 1022 - 1029
  • [46] MOS/LSI LAUNCHES LOW-COST PROCESSOR
    LAPIDUS, G
    IEEE SPECTRUM, 1972, 9 (11) : 33 - &
  • [47] NEW ADAPTIVE ALGORITHM AND ITS IMPLEMENTATION IN MOS LSI
    AHUJA, BK
    COPELAND, MA
    CHAN, CH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (04) : 747 - 753
  • [48] MOS/LSI 8-BIT PARALLEL ACCUMULATOR
    BOYSEL, L
    KELLEY, J
    COLE, R
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1968, ED15 (06) : 410 - &
  • [49] Potential of RF Si-MOS LSI technology
    Matsuzawa, A
    MICROELECTRONIC DEVICE TECHNOLOGY, 1997, 3212 : 88 - 96
  • [50] LSI and PCB unified noise analysis CAD system
    Sato, Toshiro
    Orihara, Hiroyuki
    Fujimori, Shogo
    Tosaka, Masaki
    Inoue, Atsuki
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2007, 90 (10): : 23 - 31