共 50 条
- [21] Digital design with minimal number of scan flip-flops ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 931 - 934
- [22] Power driven chaining of flip-flops in scan architectures INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 796 - 803
- [23] A TMR scheme for SEU mitigation in scan flip-flops ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 905 - +
- [24] Flip-flops and scan-path elements for nanoelectronics PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 307 - +
- [25] SPEED VS CIRCUIT POWER DISSIPATION IN FLIP-FLOPS PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1959, 47 (01): : 96 - 97
- [29] Reducing test application time by scan flip-flops sharing IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (01): : 42 - 48