Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture

被引：0
|
作者：
Department of Electrical Engineering, Hachinohe Institute of Technology, Hachinohe, 031-8501, Japan [1 ]
不详 [2 ]
不详 [3 ]
不详 [4 ]
不详 [5 ]
机构：
来源：
Syst Comput Jpn | / 12卷 / 43-51期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Asynchronous bit-serial datapath for object-oriented reconfigurable architecture PCA
    Oguri, K
    Shibata, Y
    Nagoya, A
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, 2003, 2823 : 54 - 68
  • [22] BIT-SERIAL ARCHITECTURE FOR OPTICAL COMPUTING
    HEURING, VP
    JORDAN, HF
    PRATT, JP
    APPLIED OPTICS, 1992, 31 (17): : 3213 - 3224
  • [23] A Bit-Serial Reconfigurable VLSI Based on a Multiple-Valued X-Net Data Transfer Scheme
    Bai, Xu
    Kameyama, Michitaka
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (07): : 1449 - 1456
  • [24] Fast VLSI architecture for rank order based filtering using a bit-serial window partitioning technique
    Savin, CE
    Ahmad, MO
    Swamy, MNS
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 671 - 674
  • [25] A BIT-SERIAL VLSI RECEPTIVE-FIELD ACCUMULATOR
    STROHBEHN, K
    ANDREOU, AG
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 323 - 328
  • [26] A bit-serial systolic algorithm and VLSI implementation for RSA
    Zhang, CN
    Xu, Y
    Wu, CC
    1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 523 - 526
  • [27] A field programmable bit-serial digital signal processor
    Rahim, SA
    Turner, LE
    4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 295 - 298
  • [28] BIT-SERIAL PARALLEL PROCESSOR FOR LU-DECOMPOSITION.
    Shimizu, Naohiko
    Tanaka, Mamoru
    Systems, computers, controls, 1983, 14 (06): : 67 - 77
  • [29] Synthesis and optimization of a bit-serial pipeline kernel processor
    Madrenas, J
    Ruiz, G
    Moreno, JM
    Cabestany, J
    BIOLOGICAL AND ARTIFICIAL COMPUTATION: FROM NEUROSCIENCE TO TECHNOLOGY, 1997, 1240 : 801 - 810
  • [30] A RECONFIGURABLE VLSI ARCHITECTURE FOR A DATABASE PROCESSOR
    OFLAZER, K
    AFIPS CONFERENCE PROCEEDINGS, 1983, 52 : 271 - &
12345