Switched current circuit using fixed gate-potential transistor and automatic tuning circuit

被引：0
|
作者：
Ishii, Hirotomo [1 ]
Takagi, Shigetaka [1 ]
Fujii, Nobuo [1 ]
机构：
[1] Tokyo Inst of Technology, Japan
来源：
Electrical Engineering in Japan (English translation of Denki Gakkai Ronbunshi) | 1999年 / 126卷 / 03期
关键词：
D O I：
10.1002/(SICI)1520-6416(199902)126:33.0.CO;2-8
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：21 / 29
相关论文
共 50 条
  • [41] Low power current comparator circuit using a cascode transistor structure for bias generation
    Casanas, Cesar W., V
    Souza, Gabriel A. F.
    Saotome, Osamu
    Moreno, Robson L.
    MICROELECTRONICS JOURNAL, 2022, 121
  • [42] Fault dictionary based switched current circuit fault diagnosis using entropy as a preprocessor
    Ying Long
    Yigang He
    Lifen Yuan
    Analog Integrated Circuits and Signal Processing, 2011, 66 : 93 - 102
  • [43] Fault dictionary based switched current circuit fault diagnosis using entropy as a preprocessor
    Long, Ying
    He, Yigang
    Yuan, Lifen
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (01) : 93 - 102
  • [44] Automatic identification number generation circuit using nmos pair current mismatch
    Matsunaga, Kenichi
    Oshima, Shoichi
    Minotani, Tadashi
    Kondo, Toshihiko
    Morimura, Hiroki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
  • [45] A CLOCK FEEDTHROUGH REDUCTION CIRCUIT FOR SWITCHED-CURRENT SYSTEMS
    SONG, M
    LEE, Y
    KIM, W
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (02) : 133 - 137
  • [46] Improved switched-current (SI) bilinear integrator circuit
    Psychalinos, C., 1600, IEE, Stevenage, United Kingdom (31):
  • [47] IMPROVED SWITCHED-CURRENT (SI) BILINEAR INTEGRATOR CIRCUIT
    PSYCHALINOS, C
    GOUTIS, CE
    ELECTRONICS LETTERS, 1995, 31 (01) : 26 - 27
  • [48] Leakage Current Reduction Using Modified Gate Replacement Technique for CMOS VLSI Circuit
    Singh, Surabhi
    Kaur, Baljit
    Kaushik, B. K.
    Dasgupta, S.
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, DEVICES AND INTELLIGENT SYSTEMS (CODLS), 2012, : 464 - 467
  • [49] Extracting a Logic Gate Network from a Transistor-Level CMOS Circuit
    Cheremisinov D.I.
    Cheremisinova L.D.
    Russian Microelectronics, 2019, 48 (03) : 187 - 196
  • [50] An Investigation of the Drive Circuit Requirements for the Power Insulated Gate Bipolar Transistor (IGBT)
    Hefner, Allen R., Jr.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 1991, 6 (02) : 208 - 219
12345