Layout design on bond pads to improve the firmness of bond wire in packaged IC products

被引：0
|
作者：
Peng, Jeng-Jie [1 ]
Ker, Ming-Dou [1 ]
Wang, Nien-Ming [1 ]
Jiang, Hsin-Chin [1 ]
机构：
[1] Industrial Technology Research Inst, (ITRI), Hsinchu, Taiwan
来源：
International Symposium on VLSI Technology, Systems, and Applications, Proceedings | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
14
引用
收藏
页码：147 / 150
相关论文
共 50 条
  • [1] Fully process-compatible layout design on bond pad to improve wire bond reliability in CMOS ICs
    Ker, MD
    Peng, JJ
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2002, 25 (02): : 309 - 316
  • [2] Ball bonding of palladium wire on aluminium bond pads
    Tijssen, E
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 734 - 739
  • [3] Wire-bond inspection in IC assembly
    Rajeswari, M
    Rodd, MG
    MACHINE VISION APPLICATIONS IN INDUSTRIAL INSPECTION IV, 1996, 2665 : 186 - 196
  • [4] Nickel-palladium bond pads for copper wire bonding
    Clauberg, Horst
    Backus, Petra
    Chylak, Bob
    MICROELECTRONICS RELIABILITY, 2011, 51 (01) : 75 - 80
  • [5] A FEASIBILITY STUDY OF IC CHIP WIRE BOND INSPECTION
    PAI, AL
    PATEL, KU
    LAI, KK
    JOURNAL OF ROBOTIC SYSTEMS, 1988, 5 (02): : 147 - 179
  • [6] Improvement for bond pads discolor of CMOS image sensor products
    Chen, CH
    Huang, HW
    Kuo, CC
    Tsai, HJ
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 77 - 78
  • [7] Wire Bond Scalable Design Methodology
    Chong, Fee Wah
    Yew, Yee Huan
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 93 - 96
  • [8] Resistometric Characterization of the Interface Between Au Wire Bonds to AlCuW Bond Pads
    Kilgore, Steve H.
    Gaw, Craig A.
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1922 - 1927
  • [9] Wire pull on fine pitch pads: An obsolete test for first bond integrity?
    Sundararaman, V
    Edwards, DR
    Subido, WE
    Test, HR
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 416 - 420
  • [10] Effect of Wire Bond and Die Layout on Electrical Performance of Power Packages
    Liu, Yumin
    Carredo, Mark Rembrandt T.
    Hu, Zhiping
    Liu, Yong
    Luk, Timwah
    Irving, Scott
    EUROSIME 2009: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2009, : 518 - +
12345